summaryrefslogtreecommitdiff
path: root/testsuite/vests/vhdl-93/billowitch/compliant/tc1403.vhd
diff options
context:
space:
mode:
Diffstat (limited to 'testsuite/vests/vhdl-93/billowitch/compliant/tc1403.vhd')
-rw-r--r--testsuite/vests/vhdl-93/billowitch/compliant/tc1403.vhd55
1 files changed, 55 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc1403.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc1403.vhd
new file mode 100644
index 0000000..2bd767b
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc1403.vhd
@@ -0,0 +1,55 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support. The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version.
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
+-- for more details.
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc1403.vhd,v 1.2 2001-10-26 16:29:41 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c08s05b00x00p06n01i01403ent IS
+END c08s05b00x00p06n01i01403ent;
+
+ARCHITECTURE c08s05b00x00p06n01i01403arch OF c08s05b00x00p06n01i01403ent IS
+
+BEGIN
+ TESTING: PROCESS
+ variable T : INTEGER := 1;
+ subtype ST is BIT_VECTOR(T to 10);
+ variable OK : BIT_VECTOR(T+1 to 11);
+ variable ILL : BIT_VECTOR(T to 11);
+
+ variable V : ST;
+ BEGIN
+ V := OK;
+ assert NOT(V = "0000000000")
+ report "***PASSED TEST: c08s05b00x00p06n01i01403"
+ severity NOTE;
+ assert (V = "0000000000")
+ report "***FAILED TEST: c08s05b00x00p06n01i01403 - Variable assignment scalar subtype check test failed."
+ severity ERROR;
+ wait;
+ END PROCESS TESTING;
+
+END c08s05b00x00p06n01i01403arch;