Import vests testsuite

1 files changed, 118 insertions, 0 deletions

diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/resolution/computer_system.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/resolution/computer_system.vhd
new file mode 100644
index 0000000..6bd829c
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/resolution/computer_system.vhd
@@ -0,0 +1,118 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+use work.words.all;
+
+entity cpu is
+  port ( address : out uword;  data : inout uword;  -- . . . );
+  -- not in book
+         other_port : in X01Z := 'Z' );
+  -- end not in book
+end entity cpu;
+
+
+-- not in book
+
+architecture behavioral of cpu is
+begin
+end architecture behavioral;
+
+-- end not in book
+
+
+--------------------------------------------------
+
+use work.words.all;
+
+entity memory is
+  port ( address : in uword;  data : inout uword; -- . . . );
+  -- not in book
+         other_port : in X01Z := 'Z' );
+  -- end not in book
+end entity memory;
+
+
+-- not in book
+
+architecture behavioral of memory is
+begin
+end architecture behavioral;
+
+-- end not in book
+
+
+--------------------------------------------------
+
+
+-- not in book
+
+use work.words.all;
+
+entity ROM is
+  port ( a : in uword;  d : out ubyte;  other_port : in X01Z := 'Z' );
+end entity ROM;
+
+
+architecture behavioral of ROM is
+begin
+end architecture behavioral;
+
+
+entity computer_system is
+end entity computer_system;
+
+-- end not in book
+
+
+
+architecture top_level of computer_system is
+
+  use work.words.all;
+
+  signal address : uword;
+  signal data : word;
+  -- . . .
+
+begin
+
+  the_cpu : entity work.cpu(behavioral)
+    port map ( address, data, -- . . . );
+    -- not in book
+               open );
+    -- end not in book
+
+  the_memory : entity work.memory(behavioral)
+    port map ( address, data, -- . . . );
+    -- not in book
+               open );
+    -- end not in book
+
+  -- . . .
+
+  -- code from book (in text)
+
+--   boot_rom : entity work.ROM(behavioral)
+--     port map ( a => address, d => data(24 to 31), -- . . . );  -- illegal
+--     -- not in book
+--                other_port => open );
+--     -- end not in book
+
+  -- end code from book
+
+end architecture top_level;