1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
|
# =========================================================================
# FILE: ModelGeneration.py
#
# USAGE: ---
#
# DESCRIPTION: This define all model generation processes of NgVeri.
#
# OPTIONS: ---
# REQUIREMENTS: ---
# BUGS: ---
# NOTES: ---
# AUTHOR: Sumanto Kar, sumantokar@iitb.ac.in, FOSSEE, IIT Bombay
# ACKNOWLEDGEMENTS: Rahul Paknikar, rahulp@iitb.ac.in, FOSSEE, IIT Bombay
# Digvijay Singh, digvijay.singh@iitb.ac.in, FOSSEE, IIT Bombay
# Prof. Maheswari R. and Team, VIT Chennai
# GUIDED BY: Steve Hoover, Founder Redwood EDA
# Kunal Ghosh, VLSI System Design Corp.Pvt.Ltd
# Anagha Ghosh, VLSI System Design Corp.Pvt.Ltd
# OTHER CONTRIBUTERS:
# Prof. Madhuri Kadam, Shree L. R. Tiwari College of Engineering
# Rohinth Ram, Madras Institue of Technology
# Charaan S., Madras Institue of Technology
# Nalinkumar S., Madras Institue of Technology
# ORGANIZATION: eSim Team at FOSSEE, IIT Bombay
# CREATED: Monday 29, November 2021
# REVISION: Tuesday 2nd, September 2023
# =========================================================================
import re
import os
from PyQt5 import QtCore, QtWidgets
from configparser import ConfigParser
from configuration import Appconfig
from . import createkicad
import hdlparse.verilog_parser as vlog
class ModelGeneration(QtWidgets.QWidget):
'''
Class is used to generate the Ngspice Model
'''
def __init__(self, file, termedit):
QtWidgets.QWidget.__init__(self)
super().__init__()
self.obj_Appconfig = Appconfig.Appconfig()
print("Argument is : ", file)
if os.name == 'nt':
self.file = file.replace('\\', '/')
else:
self.file = file
self.termedit = termedit
self.cur_dir = os.getcwd()
self.fname = os.path.basename(file)
self.fname = self.fname.lower()
print("Verilog/SystemVerilog/TL Verilog filename is : ", self.fname)
if os.name == 'nt':
self.home = os.path.join('library', 'config')
else:
self.home = os.path.expanduser('~')
self.parser = ConfigParser()
self.parser.read(os.path.join(
self.home, os.path.join('.nghdl', 'config.ini')))
self.nghdl_home = self.parser.get('NGHDL', 'NGHDL_HOME')
self.release_dir = self.parser.get('NGHDL', 'RELEASE')
self.src_home = self.parser.get('SRC', 'SRC_HOME')
self.licensefile = self.parser.get('SRC', 'LICENSE')
self.digital_home = self.parser.get(
'NGHDL', 'DIGITAL_MODEL') + "/Ngveri"
def verilogfile(self):
'''
Reading the file and performing operations and
copying it in the Ngspice folder
'''
Text = "<span style=\" font-size:25pt;\
font-weight:1000; color:#008000;\" >"
Text += ".................Running NgVeri..................."
Text += "</span>"
self.termedit.append(Text)
read_verilog = open(self.file, 'r')
verilog_data = read_verilog.readlines()
read_verilog.close()
self.modelpath = self.digital_home + \
"/" + self.fname.split('.')[0] + "/"
if not os.path.isdir(self.modelpath):
os.mkdir(self.modelpath)
if self.fname.split('.')[1] == "tlv":
self.sandpiper()
read_verilog = open(self.modelpath + self.fname, 'r')
verilog_data = read_verilog.readlines()
read_verilog.close()
f = open(self.modelpath + self.fname, 'w')
for item in verilog_data:
if self.fname.split('.')[1] == "sv":
string = item.replace("top", self.fname.split('.')[0])
else:
string = item
f.write(string)
f.write("\n")
f.close()
def sandpiper(self):
'''
This function calls the sandpiper to convert .tlv file to .sv file
'''
init_path = '../../'
if os.name == 'nt':
init_path = ''
# Text="Running Sandpiper............"
print("Running Sandpiper-Saas for TLV to SV Conversion")
self.cmd = "cp " + init_path + "library/tlv/clk_gate.v " + \
init_path + "library/tlv/pseudo_rand.sv " + \
init_path + "library/tlv/sandpiper.vh " + \
init_path + "library/tlv/sandpiper_gen.vh " + \
init_path + "library/tlv/sp_default.vh " + \
init_path + "library/tlv/pseudo_rand_gen.sv " + \
init_path + "library/tlv/pseudo_rand.m4out.tlv " + \
self.file + " " + self.modelpath
self.process = QtCore.QProcess(self)
self.args = ['-c', self.cmd]
self.process.start('sh', self.args)
self.termedit.append("Command: " + self.cmd)
self.process \
.readyReadStandardOutput.connect(self.readAllStandard)
self.process.waitForFinished(50000)
print("Copied the files required for TLV successfully")
self.cur_dir = os.getcwd()
print("Running Sandpiper............")
os.chdir(self.modelpath)
self.cmd = "sandpiper-saas -i " + \
self.fname.split('.')[0] + ".tlv -o "\
+ self.fname.split('.')[0] + ".sv"
# self.args = ['-c', self.cmd]
# self.process.start('sh', self.args)
self.process.start(self.cmd)
self.termtitle("RUN SANDPIPER-SAAS")
self.termtext("Current Directory: " + self.modelpath)
self.termtext("Command: " + self.cmd)
# self.process.setProcessChannelMode(QtCore.QProcess.MergedChannels)
self.process \
.readyReadStandardOutput.connect(self.readAllStandard)
self.process \
.readyReadStandardError.connect(self.readAllStandard)
self.process.waitForFinished(50000)
print("Ran Sandpiper successfully")
os.chdir(self.cur_dir)
self.fname = self.fname.split('.')[0] + ".sv"
def verilogParse(self):
'''
This function parses the module name and
input/output ports of verilog code using HDL parse
and writes to the "connection_info.txt".
'''
with open(self.modelpath + self.fname, 'rt') as fh:
code = fh.read()
code = code.replace("wire", " ")
code = code.replace("reg", " ")
vlog_ex = vlog.VerilogExtractor()
vlog_mods = vlog_ex.extract_objects_from_source(code)
f = open(self.modelpath + "connection_info.txt", 'w')
for m in vlog_mods:
if m.name.lower() == self.fname.split('.')[0]:
print(str(m.name) + " " + self.fname.split('.')[0])
for p in m.ports:
print(p.data_type)
if str(p.data_type).find(':') == -1:
p.port_number = "1"
else:
x = p.data_type.split(":")
print(x)
y = x[0].split("[")
z = x[1].split("]")
z = int(y[1]) - int(z[0])
p.port_number = z + 1
for m in vlog_mods:
if m.name.lower() == self.fname.split('.')[0]:
m.name = m.name.lower()
print('Module "{}":'.format(m.name))
for p in m.generics:
print('\t{:20}{:8}{}'.format(p.name, p.mode, p.data_type))
print(' Ports:')
for p in m.ports:
print(
'\t{:20}{:8}{}'.format(
p.name, p.mode, p.port_number))
f.write(
'\t{:20}{:8}{}\n'.format(
p.name, p.mode, p.port_number))
break
f.close()
if m.name.lower() != self.fname.split(".")[0]:
QtWidgets.QMessageBox.critical(
None,
"Error Message",
"<b>Error: File name and module \
name are not same. Please ensure that they are same</b>",
QtWidgets.QMessageBox.Ok)
self.obj_Appconfig.print_info(
'NgVeri stopped due to file \
name and module name not matching error')
return "Error"
modelname = str(m.name)
schematicLib = createkicad.AutoSchematic()
schematicLib.init(modelname, self.modelpath)
error = schematicLib.createKicadSymbol()
if error == "Error":
return "Error"
return "No Error"
def getPortInfo(self):
'''
This function is used to get the port information
from "connection_info.txt"
'''
readfile = open(self.modelpath + 'connection_info.txt', 'r')
data = readfile.readlines()
self.input_list = []
self.output_list = []
for line in data:
if re.match(r'^\s*$', line):
pass
else:
in_items = re.findall(
"INPUT", line, re.MULTILINE | re.IGNORECASE
)
inout_items = re.findall(
"INOUT", line, re.MULTILINE | re.IGNORECASE
)
out_items = re.findall(
"OUTPUT", line, re.MULTILINE | re.IGNORECASE
)
if in_items:
self.input_list.append(line.split())
if inout_items:
self.input_list.append(line.split())
if out_items:
self.output_list.append(line.split())
self.input_port = []
self.output_port = []
# creating list of input and output port with its weight
for input in self.input_list:
self.input_port.append(input[0] + ":" + input[2])
for output in self.output_list:
self.output_port.append(output[0] + ":" + output[2])
def cfuncmod(self):
'''
This function is used to create the "cfunc.mod" file
in Ngspice folder automatically.
'''
# ############# Creating content for cfunc.mod file ############## #
print("Starting With cfunc.mod file")
cfunc = open(self.modelpath + 'cfunc.mod', 'w')
print("Building content for cfunc.mod file")
comment = '''/* This cfunc.mod file auto generated by gen_con_info.py
Developed by Sumanto, Rahul at IIT Bombay */\n
'''
header = '''
#include <stdio.h>
#include <math.h>
#include <string.h>
#include "sim_main_''' + self.fname.split('.')[0] + '''.h"
'''
function_open = (
'''void cm_''' + self.fname.split('.')[0] + '''(ARGS) \n{''')
digital_state_output = []
for item in self.output_port:
digital_state_output.append(
"Digital_State_t *_op_" + item.split(':')[0] +
", *_op_" + item.split(':')[0] + "_old;"
)
var_section = '''
static int inst_count=0;
int count=0;
'''
# Start of INIT function
init_start_function = '''
if(INIT)
{
inst_count++;
PARAM(instance_id)=inst_count;
foo_''' + self.fname.split('.')[0] + '''(0,inst_count);
/* Allocate storage for output ports \
and set the load for input ports */
'''
port_init = []
for i, item in enumerate(self.input_port + self.output_port):
port_init.append(self.fname.split('.')[0] + '''_port_''' +
item.split(':')[0] + '''=PORT_SIZE(''' +
item.split(':')[0] + ''');
''')
cm_event_alloc = []
cm_count_output = 0
for item in self.output_port:
cm_event_alloc.append(
"cm_event_alloc(" +
str(cm_count_output) + "," + item.split(':')[1] +
"*sizeof(Digital_State_t));"
)
cm_count_output = cm_count_output + 1
load_in_port = []
for item in self.input_port:
load_in_port.append(
"for(Ii=0;Ii<PORT_SIZE(" + item.split(':')[0] +
");Ii++)\n\t\t{\n\t\t\tLOAD(" + item.split(':')[0] +
"[Ii])=PARAM(input_load); \n\t\t}"
)
cm_count_ptr = 0
cm_event_get_ptr = []
for item in self.output_port:
cm_event_get_ptr.append(
"_op_" + item.split(':')[0] + " = _op_" +
item.split(':')[0] +
"_old = (Digital_State_t *) cm_event_get_ptr(" +
str(cm_count_ptr) + ",0);"
)
cm_count_ptr = cm_count_ptr + 1
els_evt_ptr = []
els_evt_count1 = 0
els_evt_count2 = 0
for item in self.output_port:
els_evt_ptr.append("_op_" + item.split(":")[0] +
" = (Digital_State_t *) cm_event_get_ptr(" +
str(els_evt_count1) + "," +
str(els_evt_count2) + ");")
els_evt_count2 = els_evt_count2 + 1
els_evt_ptr.append("_op_" + item.split(":")[0] + "_old" +
" = (Digital_State_t *) cm_event_get_ptr(" +
str(els_evt_count1) + "," +
str(els_evt_count2) + ");")
els_evt_count1 = els_evt_count1 + 1
# Assign bit value to every input
assign_data_to_input = []
for item in self.input_port:
assign_data_to_input.append("\
for(Ii=0;Ii<PORT_SIZE(" + item.split(':')[0] + ");Ii++)\n\
{\n\
if( INPUT_STATE(" + item.split(':')[0] + "[Ii])==ZERO )\n\
{\n\
" + self.fname.split('.')[0] +
"_temp_" + item.split(':')[0] + "[Ii]=0;\
}\n\
else\n\
{\n\
" + self.fname.split('.')[0] +
"_temp_" + item.split(':')[0] + "[Ii]=1;\n\
}\n\
}\n")
# Scheduling output event
sch_output_event = []
for item in self.output_port:
sch_output_event.append(
"\t/* Scheduling event and processing them */\n\
for(Ii=0;Ii<PORT_SIZE(" + item.split(':')[0] + ");Ii++)\n\
{\n\
if(" + self.fname.split('.')[0] + "_temp_" +
item.split(':')[0] + "[Ii]==0)\n\
{\n\
_op_" + item.split(':')[0] + "[Ii]=ZERO;\n\
}\n\
else if(" + self.fname.split('.')[0] +
"_temp_" + item.split(':')[0] + "[Ii]==1)\n\
{\n\
_op_" + item.split(':')[0] + "[Ii]=ONE;\n\
}\n\
else\n\
{\n\
printf(\"Unknown value\\n\");\n\
}\n\n\
if(ANALYSIS == DC)\n\
{\n\
OUTPUT_STATE(" + item.split(':')[0] +
"[Ii]) = _op_" + item.split(':')[0] + "[Ii];\n\
}\n\
else if(_op_" + item.split(':')[0] +
"[Ii] != _op_" + item.split(':')[0] + "_old[Ii])\n\
{\n\
OUTPUT_STATE(" + item.split(':')[0] + "[Ii]) = _op_" +
item.split(':')[0] + "[Ii];\n\
OUTPUT_DELAY(" + item.split(':')[0] + "[Ii]) = ((_op_" +
item.split(':')[0] +
"[Ii] == ZERO) ? PARAM(fall_delay) : PARAM(rise_delay));\n\
}\n\
else\n\
{\n\
OUTPUT_CHANGED(" + item.split(':')[0] + "[Ii]) = FALSE;\n\
}\n\
OUTPUT_STRENGTH(" + item.split(':')[0] + "[Ii]) = STRONG;\n\
}\n")
# Writing content in cfunc.mod file
cfunc.write(comment)
cfunc.write(header)
cfunc.write("\n")
cfunc.write(function_open)
cfunc.write("\n")
# Adding digital state Variable
for item in digital_state_output:
cfunc.write("\t" + item + "\n")
# Adding variable declaration section
cfunc.write(var_section)
# Adding INIT portion
cfunc.write(init_start_function)
for item in port_init:
cfunc.write(item)
for item in cm_event_alloc:
cfunc.write(2 * "\t" + item)
cfunc.write("\n")
cfunc.write(2 * "\t" + "/* set the load for input ports. */")
cfunc.write("\n")
cfunc.write(2 * "\t" + "int Ii;")
cfunc.write("\n")
for item in load_in_port:
cfunc.write(2 * "\t" + item)
cfunc.write("\n")
cfunc.write("\n")
cfunc.write(2 * "\t" + "/*Retrieve Storage for output*/")
cfunc.write("\n")
for item in cm_event_get_ptr:
cfunc.write(2 * "\t" + item)
cfunc.write("\n")
cfunc.write("\n")
# if os.name == 'nt':
# digital_home = parser.get('NGHDL', 'DIGITAL_MODEL')
# msys_home = parser.get('COMPILER', 'MSYS_HOME')
# cmd_str2 = "/start_server.sh %d %s & read" + "\\" + "\"" + "\""
# cmd_str1 = os.path.normpath(
# "\"" + digital_home + "/" +
# fname.split('.')[0] + "/DUTghdl/"
# )
# cmd_str1 = cmd_str1.replace("\\", "/")
# cfunc.write(
# '\t\tsnprintf(command,1024, "start mintty.exe -t ' +
# '\\"VHDL-Testbench Logs\\" -h always bash.exe -c ' +
# '\\' + cmd_str1 + cmd_str2 + ', sock_port, my_ip);'
# )
# else:
# cfunc.write(
# '\t\tsnprintf(command,1024,"' + home +
# '/nghdl-simulator/src/xspice/icm/ghdl/' +
# fname.split('.')[0] +
# '/DUTghdl/start_server.sh %d %s &", sock_port, my_ip);'
# )
cfunc.write("\n\t}")
cfunc.write("\n")
cfunc.write("\telse\n\t{\n")
for item in els_evt_ptr:
cfunc.write(2 * "\t" + item)
cfunc.write("\n")
cfunc.write("\t}")
cfunc.write("\n\n")
cfunc.write("\t//Formating data for sending it to client\n")
cfunc.write("\tint Ii;\n")
cfunc.write("\tcount=(int)PARAM(instance_id);\n\n")
for item in assign_data_to_input:
cfunc.write(item)
cfunc.write("\tfoo_" + self.fname.split('.')[0] + "(1,count);\n\n")
for item in sch_output_event:
cfunc.write(item)
# Close cm_ function
cfunc.write("\n}")
cfunc.close()
def ifspecwrite(self):
'''
This function creates the ifspec file
automatically in Ngspice folder.
'''
print("Starting with ifspec.ifs file")
ifspec = open(self.modelpath + 'ifspec.ifs', 'w')
print("Gathering Al the content for ifspec file")
ifspec_comment = '''
/*
SUMMARY: This file is auto generated and it contains the interface
specification for the code model. */\n
'''
name_table = 'NAME_TABLE:\n\
C_Function_Name: cm_' + self.fname.split('.')[0] + '\n\
Spice_Model_Name: ' + self.fname.split('.')[0] + '\n\
Description: "Model generated from ghdl code ' + self.fname + '" \n'
# Input and Output Port Table
in_port_table = []
out_port_table = []
for item in self.input_port:
port_table = 'PORT_TABLE:\n'
port_name = 'Port_Name:\t' + item.split(':')[0] + '\n'
description = (
'Description:\t"input port ' + item.split(':')[0] + '"\n'
)
direction = 'Direction:\tin\n'
default_type = 'Default_Type:\td\n'
allowed_type = 'Allowed_Types:\t[d]\n'
vector = 'Vector:\tyes\n'
vector_bounds = (
'Vector_Bounds:\t[' + item.split(':')[1] +
' ' + item.split(":")[1] + ']\n'
)
null_allowed = 'Null_Allowed:\tno\n'
# Insert detail in the list
in_port_table.append(
port_table + port_name + description +
direction + default_type + allowed_type +
vector + vector_bounds + null_allowed
)
for item in self.output_port:
port_table = 'PORT_TABLE:\n'
port_name = 'Port_Name:\t' + item.split(':')[0] + '\n'
description = (
'Description:\t"output port ' + item.split(':')[0] + '"\n'
)
direction = 'Direction:\tout\n'
default_type = 'Default_Type:\td\n'
allowed_type = 'Allowed_Types:\t[d]\n'
vector = 'Vector:\tyes\n'
vector_bounds = (
'Vector_Bounds:\t[' + item.split(':')[1] +
' ' + item.split(":")[1] + ']\n'
)
null_allowed = 'Null_Allowed:\tno\n'
# Insert detail in the list
in_port_table.append(
port_table + port_name + description +
direction + default_type + allowed_type +
vector + vector_bounds + null_allowed
)
parameter_table = '''
PARAMETER_TABLE:
Parameter_Name: instance_id input_load
Description: "instance_id" "input load value (F)"
Data_Type: real real
Default_Value: 0 1.0e-12
Limits: - -
Vector: no no
Vector_Bounds: - -
Null_Allowed: yes yes
PARAMETER_TABLE:
Parameter_Name: rise_delay fall_delay
Description: "rise delay" "fall delay"
Data_Type: real real
Default_Value: 1.0e-9 1.0e-9
Limits: [1e-12 -] [1e-12 -]
Vector: no no
Vector_Bounds: - -
Null_Allowed: yes yes
'''
# Writing all the content in ifspec file
ifspec.write(ifspec_comment)
ifspec.write(name_table + "\n\n")
for item in in_port_table:
ifspec.write(item + "\n")
ifspec.write("\n")
for item in out_port_table:
ifspec.write(item + "\n")
ifspec.write("\n")
ifspec.write(parameter_table)
ifspec.write("\n")
ifspec.close()
def sim_main_header(self):
'''
This function creates the header file of
"sim_main" file automatically in Ngspice folder.
'''
print("Starting With sim_main_" + self.fname.split('.')[0] + ".h file")
simh = open(
self.modelpath +
'sim_main_' +
self.fname.split('.')[0] +
'.h',
'w')
print("Building content for sim_main_" +
self.fname.split('.')[0] + ".h file")
simh.write("int foo_" + self.fname.split('.')[0] + "(int,int);")
extern_var = []
for i, item in enumerate(self.input_port + self.output_port):
extern_var.append('''
int ''' + self.fname.split('.')[0] + '''_temp_''' +
item.split(':')[0] + '''[1024];
int ''' + self.fname.split('.')[0] + '''_port_''' +
item.split(':')[0] + ''';''')
for item in extern_var:
simh.write(item)
simh.close()
def sim_main(self):
'''
This function creates the "sim_main" file needed by verilator
automatically in Ngspice folder.
'''
print(
"Starting With sim_main_" +
self.fname.split('.')[0] +
".cpp file")
csim = open(
self.modelpath +
'sim_main_' +
self.fname.split('.')[0] +
'.cpp',
'w')
print(
"Building content for sim_main_" +
self.fname.split('.')[0] +
".cpp file")
comment = \
'''/* This is cfunc.mod file auto generated by gen_con_info.py
Developed by Sumanto Kar at IIT Bombay */\n
'''
header = '''
#include <memory>
#include <verilated.h>
#include "V''' + self.fname.split('.')[0] + '''.h"
#include <stdio.h>
#include <stdio.h>
#include <fstream>
#include <stdlib.h>
#include <string>
#include <iostream>
#include <cstring>
using namespace std;
'''
extern_var = []
for i, item in enumerate(self.input_port + self.output_port):
extern_var.append('''
extern "C" int ''' + self.fname.split('.')[0] +
'''_temp_''' + item.split(':')[0] + '''[1024];
extern "C" int ''' + self.fname.split('.')[0] +
'''_port_''' + item.split(':')[0] + ''';''')
extern_var.append('''
extern "C" int foo_''' + self.fname.split('.')[0] + '''(int,int);
''')
convert_func = '''
void int2arr''' + self.fname.split('.')[0] + \
'''(int num, int array[], int n)
{
for (int i = 0; i < n && num>=0; i++)
{
array[n-i-1] = num % 2;
num /= 2;
}
}
int arr2int''' + self.fname.split('.')[0] + '''(int array[],int n)
{
int i,k=0;
for (i = 0; i < n; i++)
k = 2 * k + array[i];
return k;
}
'''
foo_func = '''
int foo_''' + self.fname.split('.')[0] + '''(int init,int count)
{
int argc=1;
char* argv[]={"fullverbose"};
Verilated::commandArgs(argc, argv);
static VerilatedContext* contextp = new VerilatedContext;
static V''' + self.fname.split('.')[0] + "* " + \
self.fname.split('.')[0] + '''[1024];
count--;
if (init==0)
{
''' + self.fname.split('.')[0] + '''[count]=new V''' + \
self.fname.split('.')[0] + '''{contextp};
contextp->traceEverOn(true);
}
else
{
contextp->timeInc(1);
printf("=============''' + self.fname.split('.')[0] + \
''' : New Iteration===========");
printf("\\nInstance : %d\\n",count);
printf("\\nInside foo before eval.....\\n");
'''
before_eval = []
after_eval = []
for i, item in enumerate(self.input_port + self.output_port):
before_eval.append(
'''\t\t\t\tprintf("''' +
item.split(':')[0] +
'''=%d\\n", ''' +
self.fname.split('.')[0] +
'''[count] ->''' +
item.split(':')[0] +
''');\n''')
for i, item in enumerate(self.input_port):
before_eval.append(
'''\t\t\t\t''' +
self.fname.split('.')[0] +
'''[count]->''' +
item.split(':')[0] +
''' = arr2int''' +
self.fname.split('.')[0] +
'''(''' + self.fname.split('.')[0] + '''_temp_''' +
item.split(':')[0] +
''', ''' + self.fname.split('.')[0] + '''_port_''' +
item.split(':')[0] +
''');\n''')
before_eval.append(
"\t\t\t\t" +
self.fname.split('.')[0] +
"[count]->eval();\n")
after_eval.append('''
printf("\\nInside foo after eval.....\\n");\n''')
for i, item in enumerate(self.input_port + self.output_port):
after_eval.append(
'''\t\t\t\tprintf("''' +
item.split(':')[0] +
'''=%d\\n", ''' +
self.fname.split('.')[0] +
'''[count] ->''' +
item.split(':')[0] +
''');\n''')
for i, item in enumerate(self.output_port):
after_eval.append(
"\t\t\t\tint2arr" +
self.fname.split('.')[0] +
"(" +
self.fname.split('.')[0] +
'''[count] -> ''' +
item.split(':')[0] +
''', ''' + self.fname.split('.')[0] + '''_temp_''' +
item.split(':')[0] +
''', ''' + self.fname.split('.')[0] + '''_port_''' +
item.split(':')[0] +
''');\n''')
after_eval.append('''
}
return 0;
}''')
csim.write(comment)
csim.write(header)
for item in extern_var:
csim.write(item)
csim.write(convert_func)
csim.write(foo_func)
for item in before_eval:
csim.write(item)
for item in after_eval:
csim.write(item)
csim.close()
def modpathlst(self):
'''
This function creates modpathlst in Ngspice folder.
'''
print("Editing modpath.lst file")
mod = open(self.digital_home + '/modpath.lst', 'r')
text = mod.read()
mod.close()
mod = open(self.digital_home + '/modpath.lst', 'a+')
if not self.fname.split('.')[0] in text:
mod.write(self.fname.split('.')[0] + "\n")
mod.close()
def run_verilator(self):
'''
This function is used to run the Verilator
using the verilator commands.
'''
init_path = '../../'
if os.name == 'nt':
init_path = ''
self.cur_dir = os.getcwd()
wno = " "
with open(init_path + "library/tlv/lint_off.txt") as file:
for item in file.readlines():
if item and item.strip():
wno += " -Wno-" + item.strip("\n")
print("Running Verilator.............")
os.chdir(self.modelpath)
self.release_home = self.parser.get('NGHDL', 'RELEASE')
# print(self.modelpath)
if os.name == 'nt':
self.msys_home = self.parser.get('COMPILER', 'MSYS_HOME')
self.cmd = "export VERILATOR_ROOT=" + self.msys_home + "/mingw64; "
else:
self.cmd = ''
# self.cmd = self.cmd + "verilator -Wall " + wno + " \
# --cc --exe --no-MMD --Mdir . -CFLAGS -fPIC sim_main_" + \
# self.fname.split('.')[0] + ".cpp " + self.fname
self.cmd = self.cmd + "verilator --stats -O3 -CFLAGS\
-O3 -LDFLAGS \"-static\" --x-assign fast \
--x-initial fast --noassert --bbox-sys -Wall " + wno + "\
--cc --exe --no-MMD --Mdir . -CFLAGS\
-fPIC -output-split 0 sim_main_" + \
self.fname.split('.')[0] + ".cpp --autoflush \
-DBSV_RESET_FIFO_HEAD -DBSV_RESET_FIFO_ARRAY " + self.fname
self.process = QtCore.QProcess(self)
self.process.readyReadStandardOutput.connect(self.readAllStandard)
self.process.start('sh', ['-c', self.cmd])
self.termtitle("RUN VERILATOR")
self.termtext("Current Directory: " + self.modelpath)
self.termtext("Command: " + self.cmd)
# self.process.setProcessChannelMode(QtCore.QProcess.MergedChannels)
self.process \
.readyReadStandardOutput.connect(self.readAllStandard)
self.process \
.readyReadStandardError.connect(self.readAllStandard)
self.process.waitForFinished(50000)
print("Verilator Executed")
os.chdir(self.cur_dir)
def make_verilator(self):
'''
Running make verilator using this function
'''
self.cur_dir = os.getcwd()
print("Make Verilator.............")
os.chdir(self.modelpath)
if os.path.exists(self.modelpath + "../verilated.o"):
os.remove(self.modelpath + "../verilated.o")
if os.name == 'nt':
# path to msys home directory
self.msys_home = self.parser.get('COMPILER', 'MSYS_HOME')
self.cmd = self.msys_home + "/mingw64/bin/mingw32-make.exe"
else:
self.cmd = "make"
self.cmd = self.cmd + " -f V" + self.fname.split('.')[0]\
+ ".mk V" + self.fname.split(
'.')[0] + "__ALL.a sim_main_" \
+ self.fname.split('.')[0] + ".o ../verilated.o"
self.process = QtCore.QProcess(self)
self.process.readyReadStandardOutput.connect(self.readAllStandard)
self.process.start('sh', ['-c', self.cmd])
self.termtitle("MAKE VERILATOR")
self.termtext("Current Directory: " + self.modelpath)
self.termtext("Command: " + self.cmd)
self.process \
.readyReadStandardOutput.connect(self.readAllStandard)
self.process \
.readyReadStandardError.connect(self.readAllStandard)
self.process.waitForFinished(50000)
print("Make Verilator Executed")
os.chdir(self.cur_dir)
def copy_verilator(self):
'''
This function copies the verilator files/object files from
"src/xspice/icm/Ngveri/ to release/src/xspice/icm/Ngveri/"
'''
self.cur_dir = os.getcwd()
print("Copying the required files to Release Folder.............")
os.chdir(self.modelpath)
self.release_home = self.parser.get('NGHDL', 'RELEASE')
path_icm = self.release_home + "/src/xspice/icm/Ngveri/"
if not os.path.isdir(path_icm + self.fname.split('.')[0]):
os.mkdir(path_icm + self.fname.split('.')[0])
path_icm = path_icm + self.fname.split('.')[0]
if os.path.exists(
path_icm +
"sim_main_" +
self.fname.split('.')[0] +
".o"):
os.remove(path_icm + "sim_main_" + self.fname.split('.')[0] + ".o")
if os.path.exists(
self.release_home +
"src/xspice/icm/Ngveri/" +
"verilated.o"):
os.remove(
self.release_home + "src/xspice/icm/Ngveri/" + "verilated.o"
)
if os.path.exists(
path_icm +
"V" +
self.fname.split('.')[0] +
"__ALL.o"):
os.remove(path_icm + "V" + self.fname.split('.')[0] + "__ALL.o")
# print(self.modelpath)
try:
self.cmd = "cp sim_main_" + \
self.fname.split('.')[0] + ".o V" + \
self.fname.split('.')[0] + "__ALL.o " + path_icm
self.process = QtCore.QProcess(self)
self.args = ['-c', self.cmd]
self.process \
.readyReadStandardOutput.connect(self.readAllStandard)
self.process \
.readyReadStandardError.connect(self.readAllStandard)
self.process.start('sh', self.args)
self.termtitle("COPYING FILES")
self.termtext("Current Directory: " + self.modelpath)
self.termtext("Command: " + self.cmd)
self.process.waitForFinished(50000)
self.cmd = "cp ../verilated.o " + self.release_home \
+ "/src/xspice/icm/Ngveri/"
self.process.start('sh', ['-c', self.cmd])
self.termtext("Command: " + self.cmd)
self.process \
.readyReadStandardOutput.connect(self.readAllStandard)
self.process.waitForFinished(50000)
print("Copied the files")
os.chdir(self.cur_dir)
except BaseException:
print("There is error in Copying Files ")
def runMake(self):
'''
Running the make command for Ngspice
'''
print("run Make Called")
self.release_home = self.parser.get('NGHDL', 'RELEASE')
path_icm = os.path.join(self.release_home, "src/xspice/icm")
os.chdir(path_icm)
try:
if os.name == 'nt':
# path to msys home directory
self.msys_home = self.parser.get('COMPILER', 'MSYS_HOME')
self.cmd = self.msys_home + "/mingw64/bin/mingw32-make.exe"
else:
self.cmd = "make"
print("Running Make command in " + path_icm)
self.process = QtCore.QProcess(self)
self.process.start('sh', ['-c', self.cmd])
print("make command process pid ---------- >", self.process.pid())
self.termtitle("MAKE COMMAND")
self.termtext("Current Directory: " + path_icm)
self.termtext("Command: " + self.cmd)
self.process \
.readyReadStandardOutput.connect(self.readAllStandard)
self.process \
.readyReadStandardError.connect(self.readAllStandard)
self.process.waitForFinished(50000)
os.chdir(self.cur_dir)
except BaseException:
print("There is error in 'make' ")
def runMakeInstall(self):
'''
Running the make install command for Ngspice
'''
self.cur_dir = os.getcwd()
print("run Make Install Called")
self.release_home = self.parser.get('NGHDL', 'RELEASE')
path_icm = os.path.join(self.release_home, "src/xspice/icm")
os.chdir(path_icm)
try:
if os.name == 'nt':
self.msys_home = self.parser.get('COMPILER', 'MSYS_HOME')
self.cmd = self.msys_home + \
"/mingw64/bin/mingw32-make.exe install"
else:
self.cmd = "make install"
print("Running Make Install")
try:
self.process.close()
except BaseException:
pass
self.process = QtCore.QProcess(self)
self.process.start('sh', ['-c', self.cmd])
# text="<span style=\" font-size:8pt; font-weight:600;
# color:#000000;\" >"
self.termtitle("MAKE INSTALL COMMAND")
self.termtext("Current Directory: " + path_icm)
self.termtext("Command: " + self.cmd)
self.process \
.readyReadStandardOutput.connect(self.readAllStandard)
self.process \
.readyReadStandardError.connect(self.readAllStandard)
self.process.waitForFinished(50000)
os.chdir(self.cur_dir)
except BaseException as e:
print(e)
print("There is error in 'make install' ")
def addfile(self):
'''
This function is used to add additional files
required by the verilog top module.
'''
print("Adding the files required by the top level module file")
init_path = '../../'
if os.name == 'nt':
init_path = ''
includefile = QtCore.QDir.toNativeSeparators(
QtWidgets.QFileDialog.getOpenFileName(
self,
"Open adding other necessary files to be included",
init_path + "home")[0])
if includefile == "":
reply = QtWidgets.QMessageBox.critical(
None, "Error Message",
"<b>Error: No File Chosen. Please chose a file</b>",
QtWidgets.QMessageBox.Ok | QtWidgets.QMessageBox.Cancel
)
if reply == QtWidgets.QMessageBox.Ok:
self.addfile()
if includefile == "":
return
self.obj_Appconfig.print_info('Add Other Files Called')
elif reply == QtWidgets.QMessageBox.Cancel:
self.obj_Appconfig.print_info('No File Chosen')
return
filename = os.path.basename(includefile)
self.modelpath = self.digital_home + \
"/" + self.fname.split('.')[0] + "/"
if not os.path.isdir(self.modelpath):
os.mkdir(self.modelpath)
text = open(includefile).read()
text = text + '\n'
f = open(self.modelpath + filename, 'w')
for item in text:
f.write(item)
f.write("\n")
f.close()
print("Added the File:" + filename)
self.termtitle("Added the File:" + filename)
def addfolder(self):
'''
This function is used to add additional folder required
by the verilog top module
'''
# self.cur_dir = os.getcwd()
print("Adding the folder required by the top level module file")
includefolder = QtCore.QDir.toNativeSeparators(
QtWidgets.QFileDialog.getExistingDirectory(
self, "open", "home"
)
)
if includefolder == "":
reply = QtWidgets.QMessageBox.critical(
None, "Error Message",
"<b>Error: No Folder Chosen. Please chose a folder</b>",
QtWidgets.QMessageBox.Ok | QtWidgets.QMessageBox.Cancel
)
if reply == QtWidgets.QMessageBox.Ok:
self.addfolder()
if includefolder == "":
return
self.obj_Appconfig.print_info('Add Folder Called')
elif reply == QtWidgets.QMessageBox.Cancel:
self.obj_Appconfig.print_info('No Folder Chosen')
return
self.modelpath = self.digital_home + \
"/" + self.fname.split('.')[0] + "/"
reply = QtWidgets.QMessageBox.question(
None, "Message",
'''<b>If you want only the contents\
of the folder to be added press "Yes".\
If you want complete folder \
to be added, press "No". </b>''',
QtWidgets.QMessageBox.Yes | QtWidgets.QMessageBox.No
)
if reply == QtWidgets.QMessageBox.Yes:
self.cmd = "cp -a " + includefolder + "/. " + self.modelpath
self.obj_Appconfig.print_info('Adding Contents of the Folder')
elif reply == QtWidgets.QMessageBox.No:
self.cmd = "cp -R " + includefolder + " " + self.modelpath
self.obj_Appconfig.print_info('Adding the Folder')
print("Adding the Folder:" + includefolder.split('/')[-1])
self.termtitle("Adding the Folder:" + includefolder.split('/')[-1])
self.process = QtCore.QProcess(self)
self.process.start('sh', ['-c', self.cmd])
self.termtext("Command: " + self.cmd)
self.process \
.readyReadStandardOutput.connect(self.readAllStandard)
self.process.waitForFinished(50000)
print("Added the folder")
# os.chdir(self.cur_dir)
def termtitle(self, textin):
'''
This function is used to print the titles
in the terminal of Ngveri tab.
'''
Text = "<span style=\" font-size:20pt; \
font-weight:1000; color:#0000FF;\" >"
Text += "<br>================================<br>"
Text += textin
Text += "<br>================================<br>"
Text += "</span>"
self.termedit.append(Text)
def termtext(self, textin):
'''
This function is used to print the text/commands
in the terminal of Ngveri tab.
'''
Text = "<span style=\" font-size:12pt;\
font-weight:500; color:#000000;\" >"
Text += textin
Text += "</span>"
self.termedit.append(Text)
@QtCore.pyqtSlot()
def readAllStandard(self):
'''
This function reads all the standard output data and
the errors from the process that are being run.
'''
# self.termedit = termedit
# self.termedit.append(str(self.process.readAll().data(),\
# encoding='utf-8'))
stdoutput = self.process.readAll()
TextStdOut = "<span style=\" font-size:12pt;\
font-weight:300; color:#000000;\" >"
for line in str(stdoutput.data(), encoding='utf-8').split("\n"):
TextStdOut += "<br>" + line
TextStdOut += "</span>"
self.termedit.append(TextStdOut)
# print(str(self.process.readAll().data(), encoding='utf-8'))
stderror = self.process.readAllStandardError()
if stderror.toUpper().contains(b"ERROR"):
self.errorFlag = True
TextErr = "<span style=\" font-size:12pt; \
font-weight:1000; color:#ff0000;\" >"
for line in str(stderror.data(), encoding='utf-8').split("\n"):
TextErr += "<br>" + line
TextErr += "</span>"
self.termedit.append(TextErr)
# @QtCore.pyqtSlot()
# def readAllStandard(self):
# #self.termedit = termedit
# self.termedit.append(str(self.process.\
# readAll().data(), encoding='utf-8'))
# print(str(self.process.readAll().data(), encoding='utf-8'))
# stderror = self.process.readAllStandardError()
# if stderror.toUpper().contains(b"ERROR"):
# self.errorFlag = True
# Text = "<span style=\" font-size:12pt;\
# font-weight:1000; color:#ff0000;\" >"
# for line in str(stderror.data(), encoding='utf-8').split("\n"):
# Text += "<br>"+line+"<br>"
# Text += "</span>"
# self.termedit.append(Text+"\n")
# init_path = '../../'
# if os.name == 'nt':
# init_path = ''
# includefile = QtCore.QDir.toNativeSeparators(\
# QtWidgets.QFileDialog.getOpenFileName(
# self, "Open adding other necessary files to be included",
# init_path + "home"
# )[0]
# )
# if includefile=="":
# reply=QtWidgets.QMessageBox.critical(
# None, "Error Message",
# "<b>Error: No File Chosen. Please chose a file</b>",
# QtWidgets.QMessageBox.Ok | QtWidgets.QMessageBox.Cancel
# )
# if reply == QtWidgets.QMessageBox.Ok:
# self.addfile()
# self.obj_Appconfig.print_info('Add Other Files Called')
# elif reply == QtWidgets.QMessageBox.Cancel:
# self.obj_Appconfig.print_info('No File Chosen')
# filename = os.path.basename(includefile)
# self.modelpath=self.digital_home+"/"+self.fname.split('.')[0]+"/"
# if not os.path.isdir(self.modelpath):
# os.mkdir(self.modelpath)
# text = open(includefile).read()
# open(self.modelpath+filename,'w').write(text)
# includefile.close()
|