blob: df9bcde6d2bbb6dc542799c2fa8e25c2a9b40a39 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
* c:\esim\esim\src\subcircuitlibrary\logic_adder\logic_adder.cir
* u2 a b net-_u2-pad3_ d_and
* u4 net-_u3-pad3_ cin net-_u4-pad3_ d_and
* u3 a b net-_u3-pad3_ d_xor
* u5 net-_u3-pad3_ cin sum d_xor
* u6 net-_u2-pad3_ net-_u4-pad3_ carry d_or
* u1 a b cin sum carry port
a1 [a b ] net-_u2-pad3_ u2
a2 [net-_u3-pad3_ cin ] net-_u4-pad3_ u4
a3 [a b ] net-_u3-pad3_ u3
a4 [net-_u3-pad3_ cin ] sum u5
a5 [net-_u2-pad3_ net-_u4-pad3_ ] carry u6
* Schematic Name: d_and, NgSpice Name: d_and
.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u4 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_xor, NgSpice Name: d_xor
.model u3 d_xor(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_xor, NgSpice Name: d_xor
.model u5 d_xor(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u6 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
.tran 10e-03 100e-03 0e-00
* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
|
