blob: 473dc9079476fc75ed1d3089cb4f8829d6f15a48 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
* Subcircuit MUX
.subckt MUX net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_
* c:\esim\esim\src\subcircuitlibrary\mux\mux.cir
* u3 net-_u1-pad2_ net-_u2-pad2_ net-_u3-pad3_ d_and
* u4 net-_u1-pad1_ net-_u1-pad3_ net-_u4-pad3_ d_and
* u5 net-_u3-pad3_ net-_u4-pad3_ net-_u1-pad4_ d_or
* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter
a1 [net-_u1-pad2_ net-_u2-pad2_ ] net-_u3-pad3_ u3
a2 [net-_u1-pad1_ net-_u1-pad3_ ] net-_u4-pad3_ u4
a3 [net-_u3-pad3_ net-_u4-pad3_ ] net-_u1-pad4_ u5
a4 net-_u1-pad1_ net-_u2-pad2_ u2
* Schematic Name: d_and, NgSpice Name: d_and
.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_and, NgSpice Name: d_and
.model u4 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u5 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u2 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Control Statements
.ends MUX
|
