blob: c3e041fa365387c5d4293a93cb74de5c42ab56a1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
|
* Subcircuit 5_nand
.subckt 5_nand net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_
* /home/mallikarjuna/downloads/esim-1.1.2/src/subcircuitlibrary/5_nand/5_nand.cir
.include 5_and.sub
x1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u2-pad1_ 5_and
* u2 net-_u2-pad1_ net-_u1-pad6_ d_inverter
a1 net-_u2-pad1_ net-_u1-pad6_ u2
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u2 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Control Statements
.ends 5_nand
|