summaryrefslogtreecommitdiff
path: root/src/SubcircuitLibrary/4_bit_FA/3_and.cir
blob: 15f8954df8d0192b551707006aeb12e70a7dedea (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
* C:\Users\malli\eSim\src\SubcircuitLibrary\3_and\3_and.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: 03/26/19 18:42:57

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
U2  Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U2-Pad3_ d_and		
U3  Net-_U2-Pad3_ Net-_U1-Pad3_ Net-_U1-Pad4_ d_and		
U1  Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ PORT		

.end