blob: 6e35b18a47b186bd6415f4e6dfd6ec85d60e6be7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
|
* c:\users\malli\esim\src\subcircuitlibrary\4_and\4_and.cir
.include 3_and.sub
x1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u2-pad1_ 3_and
* u2 net-_u2-pad1_ net-_u1-pad4_ net-_u1-pad5_ d_and
* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ port
a1 [net-_u2-pad1_ net-_u1-pad4_ ] net-_u1-pad5_ u2
* Schematic Name: d_and, NgSpice Name: d_and
.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
.tran 0e-00 0e-00 0e-00
* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
|
