blob: 1fa247c827475e395acb694f27c183234fe1f3a3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
|
*****************==== Inverter ====*******************
*********** VDMOS ****************************
vdd 1 0 5
.subckt inv out in vdd vss
mp1 out in vdd p1
mn1 out in vss n1
.ends
xinv 3 2 1 0 inv
Vin 2 0 Pulse (0 5 10n 10n 10n 140n 300n)
.tran 1n 1u
.control
run
* current and output in a single plot
plot v(2) v(3)
.endc
.model N1 vdmos cgdmin=0.2p cgdmax=1p a=2 cgs=0.5p rg=5k rb=1e9 cjo=0.1p
.model P1 vdmos cgdmin=0.2p cgdmax=1p a=2 cgs=0.5p rg=5k rb=1e9 cjo=0.1p pchan
.end
|
