summaryrefslogtreecommitdiff
path: root/Examples/NGHDL_Examples/Cmosinverter/Cmosinverter-cache.lib
blob: c6733b19c90a9f8f8df12cd81a53b016a209cb80 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# INVCMOS
#
DEF INVCMOS X 0 40 Y Y 1 F N
F0 "X" 0 0 60 H V C CNN
F1 "INVCMOS" -450 150 60 H V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
C 400 0 112 0 1 0 N
S -250 200 -250 -200 0 1 0 N
P 3 0 1 0 -250 200 300 0 -250 -200 N
X in 1 -450 0 200 R 50 50 1 1 P
X out 2 700 0 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# adc_bridge_1
#
DEF adc_bridge_1 U 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V C CNN
F1 "adc_bridge_1" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -400 200 350 -50 0 1 0 N
X IN1 1 -600 50 200 R 50 50 1 1 I
X OUT1 2 550 50 200 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# dac_bridge_1
#
DEF dac_bridge_1 U 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V C CNN
F1 "dac_bridge_1" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -400 200 350 -50 0 1 0 N
X IN1 1 -600 50 200 R 50 50 1 1 I
X OUT1 2 550 50 200 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# inverter
#
DEF inverter U 0 40 Y Y 1 F N
F0 "U" 2850 1800 60 H V C CNN
F1 "inverter" 2850 2000 60 H V C CNN
F2 "" 2850 1950 60 H V C CNN
F3 "" 2850 1950 60 H V C CNN
DRAW
S 2550 2100 3150 1700 0 1 0 N
X in1 1 2350 1900 200 R 50 50 1 1 I
X out1 2 3350 1900 200 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# plot_v1
#
DEF plot_v1 U 0 40 Y Y 1 F N
F0 "U" 0 500 60 H V C CNN
F1 "plot_v1" 200 350 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
C 0 500 100 0 1 0 N
X ~ ~ 0 200 200 U 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library