blob: c12e1d5e42946f6a87a3a19eae209db259d81655 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
|
* /home/fossee/Downloads/eSim-master/Examples/Half_Adder/Half_Adder.cir
* EESchema Netlist Version 1.1 (Spice format) creation date: Wed Aug 19 15:02:03 2015
* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
* Sheet Name: /
X1 Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U2-Pad1_ Net-_U2-Pad2_ half_adder
U1 A B Net-_U1-Pad3_ Net-_U1-Pad4_ adc_bridge_2
U2 Net-_U2-Pad1_ Net-_U2-Pad2_ sum cout dac_bridge_2
v1 A GND DC
v2 B GND DC
R1 sum GND 1k
R2 cout GND 1k
.end
|
