summaryrefslogtreecommitdiff
path: root/Examples/Fullwavebridgerectifier/Fullwavebridgerectifier.cir.out
blob: d3cc78352a1c8fedc476a11786f9295ede406d9a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
* /home/fossee/updatedexamples/fullwavebridgerectifier/fullwavebridgerectifier.cir

.include D.lib
v1  in1 in2 sine(0 5 50 0 0)
d1 in1 out 1N4148
d3 in2 out 1N4148
d2 gnd in1 1N4148
d4 gnd in2 1N4148
r1  out gnd 1k
* u2  out plot_v1
* u1  in1 in2 plot_v2
.tran 10e-03 100e-03 0e-03

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
plot v(out)
plot v(in1,in2)
.endc
.end