blob: f720b60ad0dd3d5e76012c4a9f95d7c3cf55931c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
* C:\Users\HP\eSim-Workspace\as2\as2.cir
* EESchema Netlist Version 1.1 (Spice format) creation date: 03/14/19 11:52:44
* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
* Sheet Name: /
X1 GND C out1 Net-_R1-Pad2_ Net-_C1-Pad1_ C Net-_R1-Pad1_ Net-_R1-Pad2_ LM555N
C1 Net-_C1-Pad1_ GND 0.01u
R3 Net-_R1-Pad1_ C 100k
R1 Net-_R1-Pad1_ Net-_R1-Pad2_ 1k
v1 Net-_R1-Pad2_ GND DC
U2 C IC
C2 C GND 50n
R2 Net-_R2-Pad1_ out1 1k
U1 out1 plot_v1
U5 Net-_R2-Pad1_ Net-_U5-Pad2_ adc_bridge_1
U4 Net-_R1-Pad2_ Net-_U4-Pad2_ adc_bridge_1
U9 Net-_U4-Pad2_ Net-_U9-Pad2_ d_inverter
X2 Net-_U6-Pad1_ Net-_U6-Pad2_ Net-_U6-Pad3_ Net-_U6-Pad4_ Net-_U6-Pad5_ Net-_U7-Pad1_ Net-_U7-Pad2_ Net-_U7-Pad3_ Net-_U7-Pad4_ Net-_U7-Pad5_ Net-_U9-Pad2_ Net-_U5-Pad2_ bha_4017
U6 Net-_U6-Pad1_ Net-_U6-Pad2_ Net-_U6-Pad3_ Net-_U6-Pad4_ Net-_U6-Pad5_ O1 O2 O3 O4 O5 dac_bridge_5
U7 Net-_U7-Pad1_ Net-_U7-Pad2_ Net-_U7-Pad3_ Net-_U7-Pad4_ Net-_U7-Pad5_ O6 O7 O8 O9 O10 dac_bridge_5
U10 O1 plot_v1
U8 O2 plot_v1
U3 C plot_v1
U16 O3 plot_v1
U13 O4 plot_v1
U17 O5 plot_v1
U14 O6 plot_v1
U18 O7 plot_v1
U11 O8 plot_v1
U15 O9 plot_v1
U12 O10 plot_v1
D1 Net-_D1-Pad1_ O1 LED
R4 GND Net-_D1-Pad1_ 1k
D2 Net-_D1-Pad1_ O2 LED
D3 Net-_D1-Pad1_ O3 LED
D4 Net-_D1-Pad1_ O4 LED
D5 Net-_D1-Pad1_ O5 LED
D6 Net-_D1-Pad1_ O6 LED
D7 Net-_D1-Pad1_ O7 LED
D8 Net-_D1-Pad1_ O8 LED
D9 Net-_D1-Pad1_ O9 LED
D10 Net-_D1-Pad1_ O10 LED
.end
|
