blob: 1600998473f3b55b414abf4f4503bfe561bfc4a5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
|
EESchema Schematic File Version 2 date 09/22/14 16:36:31
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:analogSpice
LIBS:analogXSpice
LIBS:convergenceAidSpice
LIBS:converterSpice
LIBS:digitalSpice
LIBS:digitalXSpice
LIBS:linearSpice
LIBS:measurementSpice
LIBS:portSpice
LIBS:sourcesSpice
LIBS:diac-cache
EELAYER 25 0
EELAYER END
$Descr A4 11700 8267
encoding utf-8
Sheet 1 1
Title ""
Date "22 sep 2014"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
4150 2750 4150 3450
Connection ~ 4400 3750
Wire Wire Line
4900 4250 4900 4450
Wire Wire Line
4900 4450 4400 4450
Wire Wire Line
4400 4450 4400 3450
Wire Wire Line
5200 3400 5200 4050
Connection ~ 4600 3400
Wire Wire Line
4600 4050 4600 2750
Wire Wire Line
4600 2750 4150 2750
Wire Wire Line
4150 3250 4150 3600
Wire Wire Line
4400 3450 4150 3450
Connection ~ 4150 3450
Wire Wire Line
4400 3750 4900 3750
Wire Wire Line
4900 3750 4900 3600
Wire Wire Line
4150 4100 4150 4300
$Comp
L PWR_FLAG #FLG01
U 1 1 5417D647
P 4150 4300
F 0 "#FLG01" H 4150 4570 30 0001 C CNN
F 1 "PWR_FLAG" H 4150 4530 30 0000 C CNN
1 4150 4300
0 1 1 0
$EndComp
$Comp
L PORT U3
U 2 1 5417D62C
P 5450 3400
F 0 "U3" H 5450 3350 30 0000 C CNN
F 1 "PORT" H 5450 3400 30 0000 C CNN
2 5450 3400
-1 0 0 1
$EndComp
$Comp
L PORT U3
U 1 1 5417D624
P 4150 2500
F 0 "U3" H 4150 2450 30 0000 C CNN
F 1 "PORT" H 4150 2500 30 0000 C CNN
1 4150 2500
0 1 1 0
$EndComp
$Comp
L GND #PWR02
U 1 1 5417D5DC
P 4150 4300
F 0 "#PWR02" H 4150 4300 30 0001 C CNN
F 1 "GND" H 4150 4230 30 0001 C CNN
1 4150 4300
1 0 0 -1
$EndComp
$Comp
L ANALOGSWITCH U2
U 1 1 5417D537
P 4900 4050
F 0 "U2" H 4700 4100 30 0000 C CNN
F 1 "ANALOGSWITCH" H 4900 4050 30 0000 C CNN
1 4900 4050
1 0 0 -1
$EndComp
$Comp
L ANALOGSWITCH U1
U 1 1 5417D530
P 4900 3400
F 0 "U1" H 4700 3450 30 0000 C CNN
F 1 "ANALOGSWITCH" H 4900 3400 30 0000 C CNN
1 4900 3400
1 0 0 -1
$EndComp
$EndSCHEMATC
|
