blob: b22d91a3cc1b25c450e2f679a8a6c7c899d0519f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
* c:\users\bhargav\esim\src\subcircuitlibrary\4025\4025.cir
* u3 net-_u1-pad3_ net-_u1-pad4_ net-_u3-pad3_ d_or
* u6 net-_u3-pad3_ net-_u1-pad5_ net-_u1-pad6_ d_nor
* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ ? net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ ? port
* u4 net-_u1-pad11_ net-_u1-pad12_ net-_u4-pad3_ d_or
* u7 net-_u4-pad3_ net-_u1-pad13_ net-_u1-pad10_ d_nor
* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_or
* u5 net-_u2-pad3_ net-_u1-pad8_ net-_u1-pad9_ d_nor
a1 [net-_u1-pad3_ net-_u1-pad4_ ] net-_u3-pad3_ u3
a2 [net-_u3-pad3_ net-_u1-pad5_ ] net-_u1-pad6_ u6
a3 [net-_u1-pad11_ net-_u1-pad12_ ] net-_u4-pad3_ u4
a4 [net-_u4-pad3_ net-_u1-pad13_ ] net-_u1-pad10_ u7
a5 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2
a6 [net-_u2-pad3_ net-_u1-pad8_ ] net-_u1-pad9_ u5
* Schematic Name: d_or, NgSpice Name: d_or
.model u3 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u6 d_nor(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u4 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u7 d_nor(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_or, NgSpice Name: d_or
.model u2 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
* Schematic Name: d_nor, NgSpice Name: d_nor
.model u5 d_nor(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
.tran 0e-00 0e-00 0e-00
* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
|
