From 47d4daff2ab483c4cdfb82117ef0d25d53832214 Mon Sep 17 00:00:00 2001 From: rahulp13 Date: Fri, 21 Feb 2020 12:36:46 +0530 Subject: restructured eSim libraries --- library/browser/User-Manual/eSim.html | 3672 ++++++++++++++++++++ library/browser/User-Manual/figures/3d.png | Bin 0 -> 71482 bytes library/browser/User-Manual/figures/3dv.png | Bin 0 -> 14820 bytes .../browser/User-Manual/figures/CvPCB-window.png | Bin 0 -> 31327 bytes library/browser/User-Manual/figures/ac1.png | Bin 0 -> 93160 bytes library/browser/User-Manual/figures/afterplace.png | Bin 0 -> 3129 bytes library/browser/User-Manual/figures/analysis.png | Bin 0 -> 72022 bytes library/browser/User-Manual/figures/anno.png | Bin 0 -> 90491 bytes .../browser/User-Manual/figures/blockdiagram.png | Bin 0 -> 92127 bytes .../User-Manual/figures/bridgerectifier.png | Bin 0 -> 12424 bytes .../User-Manual/figures/componentlibrary.png | Bin 0 -> 32176 bytes library/browser/User-Manual/figures/convert.png | Bin 0 -> 97077 bytes .../User-Manual/figures/createsubcktsch.png | Bin 0 -> 2356 bytes library/browser/User-Manual/figures/curplace.png | Bin 0 -> 3822 bytes library/browser/User-Manual/figures/dc1.png | Bin 0 -> 93126 bytes .../browser/User-Manual/figures/devicemodel.png | Bin 0 -> 76967 bytes library/browser/User-Manual/figures/drc.png | Bin 0 -> 70299 bytes library/browser/User-Manual/figures/druleedit.png | Bin 0 -> 119647 bytes library/browser/User-Manual/figures/drules.png | Bin 0 -> 134518 bytes library/browser/User-Manual/figures/eeschema.png | Bin 0 -> 32647 bytes .../User-Manual/figures/eeschema1_corctd.png | Bin 0 -> 109951 bytes .../browser/User-Manual/figures/eeschema2_mod.png | Bin 0 -> 37422 bytes .../browser/User-Manual/figures/eeschema3_mod.png | Bin 0 -> 31965 bytes .../browser/User-Manual/figures/eeschema4_mod.png | Bin 0 -> 10749 bytes library/browser/User-Manual/figures/erc1.png | Bin 0 -> 16555 bytes library/browser/User-Manual/figures/erc2.png | Bin 0 -> 38401 bytes library/browser/User-Manual/figures/ercgnd.png | Bin 0 -> 475 bytes .../browser/User-Manual/figures/esim-subckt.png | Bin 0 -> 24331 bytes library/browser/User-Manual/figures/fe.png | Bin 0 -> 95999 bytes library/browser/User-Manual/figures/field.png | Bin 0 -> 7790 bytes .../browser/User-Manual/figures/footprint-c1.png | Bin 0 -> 25568 bytes library/browser/User-Manual/figures/fplace.png | Bin 0 -> 3794 bytes library/browser/User-Manual/figures/guitoolbar.png | Bin 0 -> 48077 bytes .../browser/User-Manual/figures/ha_analysistab.png | Bin 0 -> 12358 bytes .../User-Manual/figures/ha_netlistgeneration.png | Bin 0 -> 40132 bytes .../User-Manual/figures/ha_ngspicemodeltab.png | Bin 0 -> 49412 bytes .../browser/User-Manual/figures/ha_ngspiceplot.png | Bin 0 -> 21477 bytes .../browser/User-Manual/figures/ha_pythonplot.png | Bin 0 -> 69447 bytes .../browser/User-Manual/figures/ha_schematic.png | Bin 0 -> 9674 bytes .../User-Manual/figures/ha_sourcedetailstab.png | Bin 0 -> 16088 bytes library/browser/User-Manual/figures/ha_sub.png | Bin 0 -> 15061 bytes .../User-Manual/figures/ha_subcircuitstab.png | Bin 0 -> 10560 bytes library/browser/User-Manual/figures/half_adder.png | Bin 0 -> 58224 bytes .../browser/User-Manual/figures/halfadderblock.png | Bin 0 -> 5710 bytes .../browser/User-Manual/figures/halfschematic.png | Bin 0 -> 12363 bytes .../User-Manual/figures/hwr_analysistab.png | Bin 0 -> 12358 bytes .../browser/User-Manual/figures/hwr_chematic.png | Bin 0 -> 5751 bytes .../User-Manual/figures/hwr_devicemodelingtab.png | Bin 0 -> 11071 bytes .../User-Manual/figures/hwr_netlistgeneration.png | Bin 0 -> 40743 bytes .../User-Manual/figures/hwr_ngspiceplot.png | Bin 0 -> 22902 bytes .../browser/User-Manual/figures/hwr_pythonplot.png | Bin 0 -> 74453 bytes .../browser/User-Manual/figures/hwr_schematic.png | Bin 0 -> 5751 bytes .../User-Manual/figures/hwr_sourcedetailstab.png | Bin 0 -> 25279 bytes .../browser/User-Manual/figures/ia_analysistab.png | Bin 0 -> 12358 bytes .../User-Manual/figures/ia_netlistgeneration.png | Bin 0 -> 40152 bytes .../browser/User-Manual/figures/ia_ngspiceplot.png | Bin 0 -> 23147 bytes .../browser/User-Manual/figures/ia_pythonplot.png | Bin 0 -> 100096 bytes .../browser/User-Manual/figures/ia_schematic.png | Bin 0 -> 6689 bytes .../User-Manual/figures/ia_sourcedetailstab.png | Bin 0 -> 25279 bytes library/browser/User-Manual/figures/ia_sub.png | Bin 0 -> 8059 bytes .../User-Manual/figures/ia_subcircuitstab.png | Bin 0 -> 11269 bytes library/browser/User-Manual/figures/iitblogo.png | Bin 0 -> 11623 bytes library/browser/User-Manual/figures/layer.png | Bin 0 -> 123794 bytes .../browser/User-Manual/figures/lefttoolbar.png | Bin 0 -> 9539 bytes library/browser/User-Manual/figures/libraries.png | Bin 0 -> 27932 bytes .../browser/User-Manual/figures/logo-trimmed.png | Bin 0 -> 22169 bytes library/browser/User-Manual/figures/maingui.png | Bin 0 -> 137381 bytes library/browser/User-Manual/figures/map.png | Bin 0 -> 33586 bytes library/browser/User-Manual/figures/model.png | Bin 0 -> 45807 bytes library/browser/User-Manual/figures/modeladd.png | Bin 0 -> 47401 bytes library/browser/User-Manual/figures/modeledit.png | Bin 0 -> 75032 bytes .../browser/User-Manual/figures/modeleditor.png | Bin 0 -> 33006 bytes .../User-Manual/figures/modeleditor_new.png | Bin 0 -> 16699 bytes library/browser/User-Manual/figures/modelnew.png | Bin 0 -> 59583 bytes .../browser/User-Manual/figures/modelremove.png | Bin 0 -> 37910 bytes library/browser/User-Manual/figures/movep.png | Bin 0 -> 152157 bytes library/browser/User-Manual/figures/netlist.png | Bin 0 -> 48349 bytes library/browser/User-Manual/figures/netlistpcb.png | Bin 0 -> 31002 bytes library/browser/User-Manual/figures/netlisttop.png | Bin 0 -> 1591 bytes .../User-Manual/figures/newsubcktschematic.png | Bin 0 -> 33834 bytes .../browser/User-Manual/figures/ngspiceoutput.png | Bin 0 -> 26064 bytes .../browser/User-Manual/figures/ngspicewindow.png | Bin 0 -> 144891 bytes library/browser/User-Manual/figures/pcb-rc.png | Bin 0 -> 77995 bytes library/browser/User-Manual/figures/pcbed.png | Bin 0 -> 4479 bytes library/browser/User-Manual/figures/pcbedges.png | Bin 0 -> 132328 bytes library/browser/User-Manual/figures/pcbnew.png | Bin 0 -> 131838 bytes library/browser/User-Manual/figures/pcbschfin.png | Bin 0 -> 4091 bytes library/browser/User-Manual/figures/plot.png | Bin 0 -> 91770 bytes library/browser/User-Manual/figures/plot2.png | Bin 0 -> 179803 bytes library/browser/User-Manual/figures/port_lib.png | Bin 0 -> 30986 bytes .../browser/User-Manual/figures/pr_analysistab.png | Bin 0 -> 12358 bytes .../User-Manual/figures/pr_devicemodelingtab.png | Bin 0 -> 21645 bytes .../User-Manual/figures/pr_netlistgeneration.png | Bin 0 -> 39686 bytes .../browser/User-Manual/figures/pr_ngspiceplot.png | Bin 0 -> 26064 bytes .../browser/User-Manual/figures/pr_pythonplot.png | Bin 0 -> 98758 bytes .../browser/User-Manual/figures/pr_schematic.png | Bin 0 -> 7926 bytes .../User-Manual/figures/pr_sourcedetailstab.png | Bin 0 -> 25279 bytes .../User-Manual/figures/pr_subcircuitstab.png | Bin 0 -> 11269 bytes library/browser/User-Manual/figures/print.png | Bin 0 -> 17763 bytes library/browser/User-Manual/figures/pythonplot.png | Bin 0 -> 49818 bytes .../browser/User-Manual/figures/pythonplot1.png | Bin 0 -> 98758 bytes library/browser/User-Manual/figures/rc1.png | Bin 0 -> 121379 bytes library/browser/User-Manual/figures/rc2.png | Bin 0 -> 32279 bytes .../browser/User-Manual/figures/rc_analysistab.png | Bin 0 -> 12718 bytes library/browser/User-Manual/figures/rc_comp.png | Bin 0 -> 3693 bytes .../browser/User-Manual/figures/rc_complete1.png | Bin 0 -> 5022 bytes .../browser/User-Manual/figures/rc_component.png | Bin 0 -> 9888 bytes library/browser/User-Manual/figures/rc_ki2ng.png | Bin 0 -> 32912 bytes .../User-Manual/figures/rc_netlistgeneration.png | Bin 0 -> 39192 bytes .../browser/User-Manual/figures/rc_ngspiceplot.png | Bin 0 -> 22091 bytes library/browser/User-Manual/figures/rc_plot.png | Bin 0 -> 30548 bytes library/browser/User-Manual/figures/rc_pwr.png | Bin 0 -> 24901 bytes .../browser/User-Manual/figures/rc_pythonplot.png | Bin 0 -> 78958 bytes .../browser/User-Manual/figures/rc_schematic.png | Bin 0 -> 7303 bytes .../User-Manual/figures/rc_sourcedetailstab.png | Bin 0 -> 25279 bytes library/browser/User-Manual/figures/rc_wire.png | Bin 0 -> 9658 bytes library/browser/User-Manual/figures/rcpcb.png | Bin 0 -> 116958 bytes library/browser/User-Manual/figures/resistor.png | Bin 0 -> 29757 bytes .../browser/User-Manual/figures/rightoolbar.png | Bin 0 -> 25404 bytes library/browser/User-Manual/figures/rotate.png | Bin 0 -> 914 bytes .../User-Manual/figures/schematic-error.png | Bin 0 -> 40304 bytes library/browser/User-Manual/figures/schematic1.png | Bin 0 -> 90156 bytes library/browser/User-Manual/figures/schemfin.png | Bin 0 -> 7787 bytes .../browser/User-Manual/figures/simulation-op.png | Bin 0 -> 94563 bytes library/browser/User-Manual/figures/sine.png | Bin 0 -> 22982 bytes library/browser/User-Manual/figures/sm.png | Bin 0 -> 77524 bytes .../browser/User-Manual/figures/sourcedetails.png | Bin 0 -> 45604 bytes .../User-Manual/figures/subcirciut_window.png | Bin 0 -> 14655 bytes library/browser/User-Manual/figures/subcircuit.png | Bin 0 -> 53375 bytes .../User-Manual/figures/subcircuit_window.png | Bin 0 -> 20710 bytes .../browser/User-Manual/figures/subcktnewcomp.png | Bin 0 -> 46407 bytes library/browser/User-Manual/figures/tb_fe.png | Bin 0 -> 28815 bytes library/browser/User-Manual/figures/toptble.png | Bin 0 -> 38292 bytes library/browser/User-Manual/figures/toptoolbar.png | Bin 0 -> 42595 bytes library/browser/User-Manual/figures/track1.png | Bin 0 -> 3821 bytes library/browser/User-Manual/figures/track2.png | Bin 0 -> 3709 bytes library/browser/User-Manual/figures/track3.png | Bin 0 -> 3586 bytes library/browser/User-Manual/figures/trans1.png | Bin 0 -> 92101 bytes library/browser/User-Manual/figures/warning.png | Bin 0 -> 21084 bytes library/browser/User-Manual/figures/wire1.png | Bin 0 -> 3176 bytes library/browser/User-Manual/figures/wirefin.png | Bin 0 -> 7094 bytes library/browser/User-Manual/figures/workspace.png | Bin 0 -> 208523 bytes library/browser/User-Manual/figures/zoom.png | Bin 0 -> 6556 bytes 143 files changed, 3672 insertions(+) create mode 100644 library/browser/User-Manual/eSim.html create mode 100644 library/browser/User-Manual/figures/3d.png create mode 100644 library/browser/User-Manual/figures/3dv.png create mode 100644 library/browser/User-Manual/figures/CvPCB-window.png create mode 100644 library/browser/User-Manual/figures/ac1.png create mode 100644 library/browser/User-Manual/figures/afterplace.png create mode 100644 library/browser/User-Manual/figures/analysis.png create mode 100644 library/browser/User-Manual/figures/anno.png create mode 100644 library/browser/User-Manual/figures/blockdiagram.png create mode 100644 library/browser/User-Manual/figures/bridgerectifier.png create mode 100644 library/browser/User-Manual/figures/componentlibrary.png create mode 100644 library/browser/User-Manual/figures/convert.png create mode 100644 library/browser/User-Manual/figures/createsubcktsch.png create mode 100644 library/browser/User-Manual/figures/curplace.png create mode 100644 library/browser/User-Manual/figures/dc1.png create mode 100644 library/browser/User-Manual/figures/devicemodel.png create mode 100644 library/browser/User-Manual/figures/drc.png create mode 100644 library/browser/User-Manual/figures/druleedit.png create mode 100644 library/browser/User-Manual/figures/drules.png create mode 100644 library/browser/User-Manual/figures/eeschema.png create mode 100644 library/browser/User-Manual/figures/eeschema1_corctd.png create mode 100644 library/browser/User-Manual/figures/eeschema2_mod.png create mode 100644 library/browser/User-Manual/figures/eeschema3_mod.png create mode 100644 library/browser/User-Manual/figures/eeschema4_mod.png create mode 100644 library/browser/User-Manual/figures/erc1.png create mode 100644 library/browser/User-Manual/figures/erc2.png create mode 100644 library/browser/User-Manual/figures/ercgnd.png create mode 100644 library/browser/User-Manual/figures/esim-subckt.png create mode 100644 library/browser/User-Manual/figures/fe.png create mode 100644 library/browser/User-Manual/figures/field.png create mode 100644 library/browser/User-Manual/figures/footprint-c1.png create mode 100644 library/browser/User-Manual/figures/fplace.png create mode 100644 library/browser/User-Manual/figures/guitoolbar.png create mode 100644 library/browser/User-Manual/figures/ha_analysistab.png create mode 100644 library/browser/User-Manual/figures/ha_netlistgeneration.png create mode 100644 library/browser/User-Manual/figures/ha_ngspicemodeltab.png create mode 100644 library/browser/User-Manual/figures/ha_ngspiceplot.png create mode 100644 library/browser/User-Manual/figures/ha_pythonplot.png create mode 100644 library/browser/User-Manual/figures/ha_schematic.png create mode 100644 library/browser/User-Manual/figures/ha_sourcedetailstab.png create mode 100644 library/browser/User-Manual/figures/ha_sub.png create mode 100644 library/browser/User-Manual/figures/ha_subcircuitstab.png create mode 100644 library/browser/User-Manual/figures/half_adder.png create mode 100644 library/browser/User-Manual/figures/halfadderblock.png create mode 100644 library/browser/User-Manual/figures/halfschematic.png create mode 100644 library/browser/User-Manual/figures/hwr_analysistab.png create mode 100644 library/browser/User-Manual/figures/hwr_chematic.png create mode 100644 library/browser/User-Manual/figures/hwr_devicemodelingtab.png create mode 100644 library/browser/User-Manual/figures/hwr_netlistgeneration.png create mode 100644 library/browser/User-Manual/figures/hwr_ngspiceplot.png create mode 100644 library/browser/User-Manual/figures/hwr_pythonplot.png create mode 100644 library/browser/User-Manual/figures/hwr_schematic.png create mode 100644 library/browser/User-Manual/figures/hwr_sourcedetailstab.png create mode 100644 library/browser/User-Manual/figures/ia_analysistab.png create mode 100644 library/browser/User-Manual/figures/ia_netlistgeneration.png create mode 100644 library/browser/User-Manual/figures/ia_ngspiceplot.png create mode 100644 library/browser/User-Manual/figures/ia_pythonplot.png create mode 100644 library/browser/User-Manual/figures/ia_schematic.png create mode 100644 library/browser/User-Manual/figures/ia_sourcedetailstab.png create mode 100644 library/browser/User-Manual/figures/ia_sub.png create mode 100644 library/browser/User-Manual/figures/ia_subcircuitstab.png create mode 100644 library/browser/User-Manual/figures/iitblogo.png create mode 100644 library/browser/User-Manual/figures/layer.png create mode 100644 library/browser/User-Manual/figures/lefttoolbar.png create mode 100644 library/browser/User-Manual/figures/libraries.png create mode 100644 library/browser/User-Manual/figures/logo-trimmed.png create mode 100644 library/browser/User-Manual/figures/maingui.png create mode 100644 library/browser/User-Manual/figures/map.png create mode 100644 library/browser/User-Manual/figures/model.png create mode 100644 library/browser/User-Manual/figures/modeladd.png create mode 100644 library/browser/User-Manual/figures/modeledit.png create mode 100644 library/browser/User-Manual/figures/modeleditor.png create mode 100644 library/browser/User-Manual/figures/modeleditor_new.png create mode 100644 library/browser/User-Manual/figures/modelnew.png create mode 100644 library/browser/User-Manual/figures/modelremove.png create mode 100644 library/browser/User-Manual/figures/movep.png create mode 100644 library/browser/User-Manual/figures/netlist.png create mode 100644 library/browser/User-Manual/figures/netlistpcb.png create mode 100644 library/browser/User-Manual/figures/netlisttop.png create mode 100644 library/browser/User-Manual/figures/newsubcktschematic.png create mode 100644 library/browser/User-Manual/figures/ngspiceoutput.png create mode 100644 library/browser/User-Manual/figures/ngspicewindow.png create mode 100644 library/browser/User-Manual/figures/pcb-rc.png create mode 100644 library/browser/User-Manual/figures/pcbed.png create mode 100644 library/browser/User-Manual/figures/pcbedges.png create mode 100644 library/browser/User-Manual/figures/pcbnew.png create mode 100644 library/browser/User-Manual/figures/pcbschfin.png create mode 100644 library/browser/User-Manual/figures/plot.png create mode 100644 library/browser/User-Manual/figures/plot2.png create mode 100644 library/browser/User-Manual/figures/port_lib.png create mode 100644 library/browser/User-Manual/figures/pr_analysistab.png create mode 100644 library/browser/User-Manual/figures/pr_devicemodelingtab.png create mode 100644 library/browser/User-Manual/figures/pr_netlistgeneration.png create mode 100644 library/browser/User-Manual/figures/pr_ngspiceplot.png create mode 100644 library/browser/User-Manual/figures/pr_pythonplot.png create mode 100644 library/browser/User-Manual/figures/pr_schematic.png create mode 100644 library/browser/User-Manual/figures/pr_sourcedetailstab.png create mode 100644 library/browser/User-Manual/figures/pr_subcircuitstab.png create mode 100644 library/browser/User-Manual/figures/print.png create mode 100644 library/browser/User-Manual/figures/pythonplot.png create mode 100644 library/browser/User-Manual/figures/pythonplot1.png create mode 100644 library/browser/User-Manual/figures/rc1.png create mode 100644 library/browser/User-Manual/figures/rc2.png create mode 100644 library/browser/User-Manual/figures/rc_analysistab.png create mode 100644 library/browser/User-Manual/figures/rc_comp.png create mode 100644 library/browser/User-Manual/figures/rc_complete1.png create mode 100644 library/browser/User-Manual/figures/rc_component.png create mode 100644 library/browser/User-Manual/figures/rc_ki2ng.png create mode 100644 library/browser/User-Manual/figures/rc_netlistgeneration.png create mode 100644 library/browser/User-Manual/figures/rc_ngspiceplot.png create mode 100644 library/browser/User-Manual/figures/rc_plot.png create mode 100644 library/browser/User-Manual/figures/rc_pwr.png create mode 100644 library/browser/User-Manual/figures/rc_pythonplot.png create mode 100644 library/browser/User-Manual/figures/rc_schematic.png create mode 100644 library/browser/User-Manual/figures/rc_sourcedetailstab.png create mode 100644 library/browser/User-Manual/figures/rc_wire.png create mode 100644 library/browser/User-Manual/figures/rcpcb.png create mode 100644 library/browser/User-Manual/figures/resistor.png create mode 100644 library/browser/User-Manual/figures/rightoolbar.png create mode 100644 library/browser/User-Manual/figures/rotate.png create mode 100644 library/browser/User-Manual/figures/schematic-error.png create mode 100644 library/browser/User-Manual/figures/schematic1.png create mode 100644 library/browser/User-Manual/figures/schemfin.png create mode 100644 library/browser/User-Manual/figures/simulation-op.png create mode 100644 library/browser/User-Manual/figures/sine.png create mode 100644 library/browser/User-Manual/figures/sm.png create mode 100644 library/browser/User-Manual/figures/sourcedetails.png create mode 100644 library/browser/User-Manual/figures/subcirciut_window.png create mode 100644 library/browser/User-Manual/figures/subcircuit.png create mode 100644 library/browser/User-Manual/figures/subcircuit_window.png create mode 100644 library/browser/User-Manual/figures/subcktnewcomp.png create mode 100644 library/browser/User-Manual/figures/tb_fe.png create mode 100644 library/browser/User-Manual/figures/toptble.png create mode 100644 library/browser/User-Manual/figures/toptoolbar.png create mode 100644 library/browser/User-Manual/figures/track1.png create mode 100644 library/browser/User-Manual/figures/track2.png create mode 100644 library/browser/User-Manual/figures/track3.png create mode 100644 library/browser/User-Manual/figures/trans1.png create mode 100644 library/browser/User-Manual/figures/warning.png create mode 100644 library/browser/User-Manual/figures/wire1.png create mode 100644 library/browser/User-Manual/figures/wirefin.png create mode 100644 library/browser/User-Manual/figures/workspace.png create mode 100644 library/browser/User-Manual/figures/zoom.png (limited to 'library/browser/User-Manual') diff --git a/library/browser/User-Manual/eSim.html b/library/browser/User-Manual/eSim.html new file mode 100644 index 00000000..79afa31e --- /dev/null +++ b/library/browser/User-Manual/eSim.html @@ -0,0 +1,3672 @@ + + +eSim Manual + + + + + + + + + +
+

+

eSim

+An open source EDA tool for circuit design, +simulation, analysis and PCB design
+ +PIC +eSim User Manual
+version 1.0.0
+Prepared By:
+eSim Team
+FOSSEE at IIT,Bombay + +

PIC
+Indian Institute of Technology Bombay
+○BY: ○$\ ○=
+August 2015

+ + +

Contents

+ 1 Introduction +
2 Installing eSim +
3 Architecture of eSim +
 3.1 Modules used in eSim +
  3.1.1 Eeschema +
  3.1.2 CvPcb +
  3.1.3 Pcbnew +
  3.1.4 KiCad to Ngspice converter +
  3.1.5 Model Builder +
  3.1.6 Subcircuit Builder +
  3.1.7 Ngspice +
 3.2 Work flow of eSim +
4 Getting Started +
 4.1 eSim Main Window +
  4.1.1 How to launch eSim in Ubuntu? +
  4.1.2 Main-GUI +
5 Schematic Creation +
 5.1 Familiarizing the Schematic Editor interface +
  5.1.1 Top menu bar +
  5.1.2 Top toolbar +
  5.1.3 Toolbar on the right +
  5.1.4 Toolbar on the left +
  5.1.5 Hotkeys +
 5.2 Schematic creation for simulation +
  5.2.1 Selection and placement of components +
  5.2.2 Wiring the circuit +
  5.2.3 Assigning values to components +
  5.2.4 Annotation and ERC +
  5.2.5 Netlist generation +
6 PCB Design +
 6.1 Schematic creation for PCB design +
  6.1.1 Netlist generation for PCB + +
  6.1.2 Mapping of components using Footprint Editor +
  6.1.3 Familiarising the Footprint Editor tool +
  6.1.4 Viewing footprints in 2D and 3D +
  6.1.5 Mapping of components in the RC circuit +
 6.2 Creation of PCB layout +
  6.2.1 Familiarizing the Layout Editor tool +
  6.2.2 Hotkeys +
  6.2.3 PCB design example using RC circuit +
7 Model Editor +
 7.1 Creating New Model Library +
 7.2 Editing Current Model Library +
 7.3 Uploading external .lib file to eSim repository +
8 SubCircuit Builder +
 8.1 Creating a SubCircuit +
 8.2 Edit a Subcircuit +
9 Solved Examples +
 9.1 Solved Examples +
  9.1.1 Basic RC Circuit +
  9.1.2 Half Wave Rectifier +
  9.1.3 Precision Rectifier +
  9.1.4 Inverting Amplifier +
  9.1.5 Half Adder Example +
References +
+ + +

Chapter 1
Introduction

Electronic systems are an integral part of human life. They have +simplified our lives to a great extent. Starting from small systems made of a few +discrete components to the present day integrated circuits (ICs) with millions of +logic gates, electronic systems have undergone a sea change. As a result, design of +electronic systems too have become extremely difficult and time consuming. Thanks to +a host of computer aided design tools, we have been able to come up with quick +and efficient designs. These are called Electronic Design Automation or EDA +tools. +

Let us see the steps involved in EDA. In the first stage, the specifications of the system are +laid out. These specifications are then converted to a design. The design could be in +the form of a circuit schematic, logical description using an HDL language, etc. +The design is then simulated and re-designed, if needed, to achieve the desired +results. Once simulation achieves the specifications, the design is either converted to +a PCB, a chip layout, or ported to an FPGA. The final product is again tested +for specifications. The whole cycle is repeated until desired results are obtained + [9]. +

A person who builds an electronic system has to first design the circuit, produce a virtual +representation of it through a schematic for easy comprehension, simulate it and finally +convert it into a Printed Circuit Board (PCB). There are various tools available that will help +us do this. Some of the popular EDA tools are those of Cadence, Synopys, Mentor Graphics +and Xilinx. Although these are fairly comprehensive and high end, their licenses are +expensive, being proprietary. +

There are some free and open source EDA tools like gEDA, KiCad and Ngspice. The main +drawback of these open source tools is that they are not comprehensive. Some of them are +capable of PCB design (e.g. KiCad) while some of them are capable of performing simulations +(e.g. gEDA). To the best of our knowledge, there is no open source software that can perform +circuit design, simulation and layout design together. eSim is capable of doing all of the +above. +

eSim is a free and open source EDA tool. It is an acronym for Electronics Simulation. +eSim is created using open source software packages, such as KiCad, Ngspice and Python. +Using eSim, one can create circuit schematics, perform simulations and design PCB +layouts. It can create or edit new device models, and create or edit subcircuits for +simulation. +

Because of these reasons, eSim is expected to be useful for students, teachers and other +professionals who would want to study and/or design electronic systems. eSim is also useful +for entrepreneurs and small scale enterprises who do not have the capability to invest in +heavily priced proprietary tools. +

This book introduces eSim to the reader and illustrates all the features of eSim with +examples. Chapter 2 gives step by step instructions to install eSim on a typical computer +system and to validate the installation. The software architecture of eSim is presented in +Chapter 3. Chapter 4 gets the user started with eSim. It takes them through a tour + +of eSim with the help of a simple RC circuit example. Chapter 5 illustrates how +to simulate circuits. Chapter 6 explains PCB design using eSim, in detail. The +advanced features of eSim such as Model Builder covered in Chapter 7 and Sub +circuiting is covered in Chapter 8. Chapter 9 illustrates how to use eSim for solving +problems. +

The following convention has been adopted throughout this manual.All the +menu names, options under each menu item, tool names, certain points to be noted, +etc., are given in italics. Some keywords, names of certain windows/dialog boxes, +names of some files/projects/folders, messages displayed during an activity, names +of websites, component references, etc., are given in typewriter font. Some key +presses, e.g. Enter key, F1 key, y for yes, etc., are also mentioned in typewriter +font. + +

Chapter 2
Installing eSim

+
+ 1.
eSim installation in Ubuntu:
After downloading the zip file from https://github.com/FOSSEE/eSim to a local + directory unpack it using:
      $ unzip eSim.zip
Now change directories in to the top-level source directory (where this INSTALL + file can be found). +

To install eSim and other dependecies run the following command.
      $ ../install-linux.sh –install
Above script will install eSim along with dependencies. +

eSim will be installed to /opt/eSim +

To run eSim you can directly run it from terminal as
      $ esim
or you can double click on eSim icon created on desktop after installation.

+ +

Chapter 3
Architecture of eSim

+

eSim is a CAD tool that helps electronic system designers to design, test and analyse their +circuits. But the important feature of this tool is that it is open source and hence the user can +modify the source as per his/her need. The software provides a generic, modular and +extensible platform for experiment with electronic circuits. This software runs on all +Ubuntu Linux distributions and some flavours of Windows. It uses Python, KiCad and +Ngspice. +

The objective behind the development of eSim is to provide an open source EDA solution +for electronics and electrical engineers. The software should be capable of performing +schematic creation, PCB design and circuit simulation (analog, digital and mixed signal). It +should provide facilities to create new models and components. The architecture of eSim has +been designed by keeping these objectives in mind. +

3.1 Modules used in eSim

+

Various open-source tools have been used for the underlying build-up of eSim. In this section +we will give a brief idea about all the modules used in eSim. +

+

3.1.1 Eeschema

+ + +

Eeschema is an integrated software where all functions of circuit drawing, control, layout, +library management and access to the PCB design software are carried out. It is the +schematic editor tool used in KiCad  [11]. Eeschema is intended to work with PCB layout +software such as Pcbnew. It provides netlist that describes the electrical connections of the +PCB. Eeschema also integrates a component editor which allows the creation, editing and +visualization of components. It also allows the user to effectively handle the symbol +libraries i.e; import, export, addition and deletion of library components. Eeschema +also integrates the following additional but essential functions needed for a modern +schematic capture software: 1. Design rules check (DRC) for the automatic control of +incorrect connections and inputs of components left unconnected. 2. Generation of +layout files in POSTSCRIPT or HPGL format. 3. Generation of layout files printable via +printer. 4. Bill of material generation. 5. Netlist generation for PCB layout or for +simulation. +This module is indicated by the label 1 in Fig. 3.1. +

As Eeschema is originally intended for PCB Design, there are no fictitious + +components1 +such as voltage or current sources. Thus, we have added a new library for different types of +voltage and current sources such as sine, pulse and square wave. We have also built a library +which gives printing and plotting solutions. This extension, developed by us for eSim, is +indicated by the label 2 in Fig. 3.1. +

3.1.2 CvPcb

+ +

CvPcb is a tool that allows the user to associate components in the schematic to component +footprints when designing the printed circuit board. CvPcb is the footprint editor tool in +KiCad  [11]. Typically the netlist file generated by Eeschema does not specify which printed +circuit board footprint is associated with each component in the schematic. However, this is +not always the case as component footprints can be associated during schematic capture by +setting the component’s footprint field. CvPcb provides a convenient method of associating +footprints to components. It provides footprint list filtering, footprint viewing, and 3D +component model viewing to help ensure that the correct footprint is associated with each +component. Components can be assigned to their corresponding footprints manually or +automatically by creating equivalence files. Equivalence files are look up tables +associating each component with its footprint. This interactive approach is simpler +and less error prone than directly associating footprints in the schematic editor. +This is because CvPcb not only allows automatic association, but also allows to +see the list of available footprints and displays them on the screen to ensure the +correct footprint is being associated. This module is indicated by the label 3 in +Fig. 3.1. +

+

3.1.3 Pcbnew

+ +

Pcbnew is a powerful printed circuit board software tool. It is the layout editor tool +used in KiCad  [11]. It is used in association with the schematic capture software +Eeschema, which provides the netlist. Netlist describes the electrical connections of +the circuit. CvPcb is used to assign each component, in the netlist produced by +Eeschema, to a module that is used by Pcbnew. The features of Pcbnew are given +below: + +

+

This module is indicated by the label 4 in Fig. 3.1. +

3.1.4 KiCad to Ngspice converter

+

We can provide analysis parameters, and the source details through this module. It also +allows us to add and edit the device models and subcircuits, included in the circuit +schematic. Finally, this module facilitates the conversion of KiCad netlist to Ngspice +compatible ones. It is developed by us for eSim and it is indicated by the label 7 in +Fig. 3.1. +

+

3.1.5 Model Builder

+ +

This tool provides the facility to define a new model for devices such as, 1. Diode 2. Bipolar +Junction Transistor (BJT) 3. Metal Oxide Semiconductor Field Effect Transistor +(MOSFET) 4. Junction Field Effect Transistor (JFET) 5. IGBT and 6. Magnetic +core. +This module also helps edit existing models. It is developed by us for eSim and it is indicated +by the label 5 in Fig. 3.1. +

+

3.1.6 Subcircuit Builder

+ +

This module allows the user to create a subcircuit for a component. Once the subcircuit for a +component is created, the user can use it in other circuits. It has the facility to define new +components such as, Op-amps and IC-555. This component also helps edit existing +subcircuits. This module is developed by us for eSim and it is indicated by the label 6 in +Fig. 3.1. +

+

3.1.7 Ngspice

+ +

Ngspice is a general purpose circuit simulation program for nonlinear dc, nonlinear transient, +and linear ac analysis  [12]. Circuits may contain resistors, capacitors, inductors, mutual +inductors, independent voltage and current sources, four types of dependent sources, lossless +and lossy transmission lines (two separate implementations), switches, uniform + +distributed RC lines, and the five most common semiconductor devices: diodes, +BJTs, JFETs, MESFETs, and MOSFET. This module is indicated by the label 9 in +Fig. 3.1. +

+

3.2 Work flow of eSim

+

Fig. 3.1 shows the work flow in eSim. The block diagram consists of mainly three +parts: +

+


+ + + + +

PIC +

Figure 3.1: Work flow in eSim. (Boxes with dotted lines denote the modules developed +in this work).
+ +


+

Here we explain the role of each block in designing electronic systems. Circuit design is the +first step in the design of an electronic circuit. Generally a circuit diagram is drawn on a +paper, and then entered into a computer using a schematic editor. Eeschema is the schematic +editor for eSim. Thus all the functionalities of Eeschema are naturally available in eSim. + +

Libraries for components, explicitly or implicitly supported by Ngspice, have been created +using the features of Eeschema. As Eeschema is originally intended for PCB design, there are +no fictitious components such as voltage or current sources. Thus, a new library for different +types of voltage and current sources such as sine, pulse and square wave, has been added in +eSim. A library which gives the functionality of printing and plotting has also been +created. +

The schematic editor provides a netlist file, which describes the electrical connections of +the design. In order to create a PCB layout, physical components are required to be mapped +into their footprints. To perform component to footprint mapping, CvPcb is used. Footprints +have been created for the components in the newly created libraries. Pcbnew is used to draw +a PCB layout. +

After designing a circuit, it is essential to check the integrity of the circuit design. In the +case of large electronic circuits, breadboard testing is impractical. In such cases, electronic +system designers rely heavily on simulation. The accuracy of the simulation results can be +increased by accurate modeling of the circuit elements. Model Builder provides the facility to +define a new model for devices and edit existing models. Complex circuit elements can be +created by hierarchical modeling. Subcircuit Builder provides an easy way to create a +subcircuit. +

The netlist generated by Schematic Editor cannot be directly used for simulation due to +compatibility issues. Netlist Converter converts it into Ngspice compatible format. The +type of simulation to be performed and the corresponding options are provided +through a graphical user interface (GUI). This is called KiCad to Ngspice Converter in +eSim. +

eSim uses Ngspice for analog, digital, mixed-level/mixed-signal circuit simulation. Ngspice +is based on three open source software packages [14]: +

+

It is a part of gEDA project. Ngspice is capable of simulating devices with BSIM, EKV, HICUM, + +HiSim, PSP, and PTM models. It is widely used due to its accuracy even for the latest +technology devices. + +

Chapter 4
Getting Started

+

In this chapter we will get started with eSim. We will run through the various options +available with an example circuit. Referring to this chapter will make one familiar with +eSim and will help plan the project before actually designing a circuit. Lets get +started. +

4.1 eSim Main Window

+

+

4.1.1 How to launch eSim in Ubuntu?

+

After installation is completed, to launch eSim 1. Go to terminal.
2. Type esim and hit enter.
The first window that appears is workspace dialog as shown in Fig. 4.1.


+ + + + +

PIC +

Figure 4.1: eSim-Workspace
+ +


+

The default workspace is eSim-Workspace under home directory. To create new workspace +use browse option. +

4.1.2 Main-GUI

+

The main GUI window of eSim is as shown in Fig. 4.2


+ + + + +

PIC +

Figure 4.2: eSim Main GUI
+ +


+

The eSim main window consists of the following symbols. +

+ 1.
Toolbar +
+ 2.
Menubar +
+ 3.
Project explorer +
+ 4.
Dockarea +
+ 5.
Console area
+
Toolbar
+


+ + + + +

PIC +

Figure 4.3: Toolbar
+ +


+ + +

Chapter 5
Schematic Creation

The first step in the design of an electronic system is the +design of its circuit. This circuit is usually created using a Schematic Editor and is called a +Schematic. eSim uses Eeschema as its schematic editor. Eeschema is the schematic editor of +KiCad. It is a powerful schematic editor software. It allows the creation and modification of +components and symbol libraries and supports multiple hierarchical layers of printed circuit +design. +

5.1 Familiarizing the Schematic Editor interface

+

Fig. 5.1 shows the schematic editor and the various menu and toolbars. We will explain them +briefly in this section.


+ + + +
+

+ +

PIC +

Figure 5.1: Schematic editor with the menu bar and toolbars marked
+
+ +


+

5.1.1 Top menu bar

+

The top menu bar will be available at the top left corner. Some of the important menu +options in the top menu bar are: +

+ 1.
File - The file menu items are given below: +
+ (a)
New - Clear current schematic and start a new one +
+ (b)
Open - Open a schematic +
+ (c)
Open Recent - A list of recently opened files for loading +
+ (d)
Save Whole Schematic project - Save current sheet and all its hierarchy. +
+ (e)
Save Current Sheet Only - Save current sheet, but not others in a hierarchy. +
+ (f)
Save Current sheet as - Save current sheet with a new name. +
+ (g)
Print - Access to print menu (See Fig. 5.2). +
+ (h)
Plot - Plot the schematic in Postscript, HPGL, SVF or DXF format +
+ (i)
Quit - Quit the schematic editor.
+


+
+

+ +

PIC +

Figure 5.2: Print options
+
+


+
+ 2.
Place - The place menu has shortcuts for placing various items like components, wire + and junction, on to the schematic editor window. See Sec. 5.1.5 to know more about + various shortcut keys (hotkeys). +
+ 3.
Preferences - The preferences menu has the following options: +
+ + (a)
Library - Select libraries and library paths +
+ (b)
Colors - Select colors for various items. +
+ (c)
Options - Display schematic editor options (Units, Grid size). +
+ (d)
Language - Shows the current list of translations. Use default. +
+ (e)
Hotkeys - Access to the hot keys menu. See Sec. 5.1.5 about hotkeys. +
+ (f)
Read preferences - Read configuration file. +
+ (g)
Save preferences - Save configuration file.
+
+

+

5.1.2 Top toolbar

+ + +

Some of the important tools in the top toolbar are discussed below. They are marked in +Fig. 5.3.


+ + + + +

PIC +

Figure 5.3: Toolbar on top with important tools marked
+ +


+
+ 1.
Save - Save the current schematic +
+ 2.
Library Editor - Create or edit components. +
+ 3.
Library Browser - Browse through the various component libraries available +
+ 4.
Navigate schematic hierarchy - Navigate among the root and sub-sheets in the + hierarchy +
+ 5.
Print - Print the schematic +
+ 6.
Generate netlist - Generate a netlist for PCB design or for simulation. +
+ 7.
Annotate - Annotate the schematic +
+ 8.
Check ERC - Do Electric Rules Check for the schematic +
+ 9.
Create BOM - Create a Bill of Materials of the schematic
+

5.1.3 Toolbar on the right

+ + +

The toolbar on the right side of the schematic editor window has many important tools. Some +of them are marked in Fig. 5.4.


+ + + + +

PIC +

Figure 5.4: Toolbar on right with important tools marked
+ +


+

Let us now look at each of these tools and their uses. +

+ 1.
Place a component - Load a component to the schematic. See Sec. 5.2.1 for more + details. +
+ 2.
Place a power port - Load a power port (Vcc, ground) to the schematic +
+ 3.
Place wire - Draw wires to connect components in schematic +
+ 4.
Place bus - Place a bus on the schematic +
+ 5.
Place a no connect - Place a no connect flag, particularly useful in ICs +
+ 6.
Place a local label - Place a label or node name which is local to the schematic +
+ 7.
Place a global label - Place a global label (these are connected across all schematic + diagrams in the hierarchy) +
+ 8.
Place a text or comment - Place a text or comment in the schematic
+

5.1.4 Toolbar on the left

+ + +

Some of the important tools in the toolbar on the left are discussed below. They are marked +in Fig. 5.5.


+ + + + +

PIC +

Figure 5.5: Toolbar on left with important tools marked
+ +


+
+ 1.
Show/Hide grid - Show or Hide the grid in the schematic editor. Pressing the tool + again hides (shows) the grid if it was shown (hidden) earlier. +
+ 2.
Show hidden pins - Show hidden pins of certain components, for example, power + pins of certain ICs.
+

5.1.5 Hotkeys

+

A set of keyboard keys are associated with various operations in the schematic editor. These +keys save time and make it easy to switch from one operation to another. The list of hotkeys +can be viewed by going to Preferences in the top menu bar. Choose Hotkeys and +select List current keys. The hotkeys can also be edited by selecting the option +Edit Hotkeys. Some frequently used hotkeys, along with their functions, are given +below: +

+

Note: Both lower and upper-case keys will work as hotkeys. +

+

5.2 Schematic creation for simulation

+ +

There are certain differences between the schematic created for simulation and that created +for PCB design. We need certain components like plots and current sources. For simulation +whereas these are not needed for PCB design. For PCB design, we would require connectors +(e.g. DB15 and 2 pin connector) for taking signals in and out of the PCB whereas +these have no meaning in simulation. This section covers schematic creation for +simulation. +

The first step in the creation of circuit schematic is the selection and placement of +required components. The components are grouped under eSim-libraries as shown in Fig. 5.6. +


+ + + + +

PIC +

Figure 5.6: eSim-Components Libraries
+ +


+

5.2.1 Selection and placement of components

+ +

We would need a resistor, a capacitor, a voltage source, ground terminal. To place a resistor +on the schematic editor window, select the Place a component tool from the toolbar +on the right side and click anywhere on the schematic editor. This opens up the +component selection window. Resistor component can be found under eSim_Devices +library. Fig. 5.7 shows the selection of resistor component. Click on OK. A resistor +will be tied to the cursor. Place the resistor on the schematic editor by a single +click. +


+ + + + +

PIC +

Figure 5.7: Placing a resistor using the Place a Component tool
+ +


+

To place the next component, i.e., capacitor, click again on the schematic editor.Similarly, +Capacitor component is found under eSim_Devices library. Click on OK. Place the capacitor +on the schematic editor by a single click. Let us now place a sinusoidal voltage source. This is +required for performing transient analysis. To place it, click again on the schematic editor. On +the component selection window, choose the library eSim_source by double clicking on it. +Select the component SINE and click on OK. Place the sine source on the schematic editor by +a single click. +

Place the component by clicking on the schematic editor. Similarly place gnd, a ground +terminal and power_flag under power library. Once all the components are placed, the +schematic editor would look like the Fig. 5.8.


+ + + + +

PIC +

Figure 5.8: All RC circuit components placed
+ +


+

Let us rotate the resistor to complete the circuit. To rotate the resistor, place the cursor +on the resistor and press the key R. Note that if the cursor is placed above the letter R (not +R?) on the resistor, it asks to clarify selection. Choose the option Component R. This can be +avoided by placing the cursor slightly away from the letter R as shown in Fig. 5.9. This +applies to all components.


+ + + + +

PIC +

Figure 5.9: Placing the cursor (cross mark) slightly away from the letter R
+ +


+

If one wants to move a component, place the cursor on top of the component and press the +key M. The component will be tied to the cursor and can be moved in any direction. + +

5.2.2 Wiring the circuit

+ +

The next step is to wire the connections. Let us connect the resistor to the capacitor. +To do so, point the cursor to the terminal of resistor to be connected and press +the key W. It has now changed to the wiring mode. Move the cursor towards the +terminal of the capacitor and click on it. A wire is formed as shown in Fig. 5.10a. +


+ + + + +

PIC +(a) +Initial +stages PIC + (b) + Wiring + done PIC + (c) + Final + schematic + with + PWR_FLAG +

Figure 5.10: Various stages of wiring
+ +


+

Similarly connect the wires between all terminals and the final schematic would look like +Fig. 5.10b. +

5.2.3 Assigning values to components

+ +

We need to assign values to the components in our circuit i.e., resistor and capacitor. Note +that the sine voltage source has been placed for simulation. The specifications of sine source +will be given during simulation. To assign value to the resistor, place the cursor above the +letter R (not R?) and press the key E. Choose Field value. Type 1k in the Edit value field box +as shown in Fig. 5.11. 1k means 1kΩ. Similarly give the value 1u for the capacitor. 1u means +1μF. +


+ + + + +

PIC +

Figure 5.11: Editing value of resistor
+ +


+

5.2.4 Annotation and ERC

+ + + + +

The next step is to annotate the schematic. Annotation gives unique references to the +components. To annotate the schematic, click on Annotate schematic tool from the +top toolbar. Click on annotation, then click on OK and finally click on close as +shown in Fig. 5.13. The schematic is now annotated. The question marks next to +component references have been replaced by unique numbers. If there are more than +one instance of a component (say resistor), the annotation will be done as R1, R2, +etc. +

Let us now do ERC or Electric Rules Check. To do so, click on Perform electric rules +check tool from the top toolbar. Click on Test Erc button. The error as shown in Fig. 5.12 +may be displayed. Click on close in the test erc window.


+ + + + +

PIC +

Figure 5.12: ERC error
+ +


+


+ + + + +

PIC +

Figure 5.13: Steps in annotating a schematic: 1. First click on Annotation then 2. Click +on Ok then 3. Click on close
+ +


+

There will be a green arrow pointing to the source of error in the schematic. Here it points +to the ground terminal. This is shown in Fig. 5.14.


+ + + + +

PIC +

Figure 5.14: Green arrow pointing to Ground terminal indicating an ERC error
+ +


+

To correct this error, place a PWR_FLAG from the Eeschema library power. Connect the +power flag to the ground terminal as shown in Fig. 5.10c. One needs to place PWR_FLAG +wherever the error shown in Fig. 5.12 is obtained. Repeat the ERC. Now there are no errors. +With this we have created the schematic for simulation. +

5.2.5 Netlist generation

+ +

To simulate the circuit that has been created in the previous section, we need to generate its +netlist. Netlist is a list of components in the schematic along with their connection +information. To do so, click on the Generate netlist tool from the top toolbar. Click on spice +from the window that opens up. Check the option Default Format. Then click on Generate. +This is shown in Fig. 5.15. Save the netlist. This will be a .cir file. Do not change the +directory while saving.


+ + + + +

PIC +

Figure 5.15: Steps in generating a Netlist for simulation: 1. Click on Spice then 2. +Check the option Default Format then 3. Click on Generate
+ +


+

Now the netlist is ready to be simulated. Refer to  [15] or  [16] to know more about +Eeschema. + +

Chapter 6
PCB Design

Printed Circuit Board (PCB) design is an important step in +electronic system design. Every component of the circuit needs to be placed and connections +routed to minimise delay and area. Each component has an associated footprint. Footprint +refers to the physical layout of a component that is required to mount it on the PCB. PCB +design involves associating footprints to all components, placing them appropriately to +minimise wire length and area, connecting the footprints using tracks/vias and finally +extracting the required files needed for printing the PCB. Let us see the steps to design PCB +using eSim. +

6.1 Schematic creation for PCB design

+

In Chapter 9, we will see the differences between schematic for simulation and schematic for +PCB design. Let us design the PCB for a RC circuit. A resistor, capacitor, ground, power flag +and a connector are required. Connectors are used to take signals in and out of the +PCB. +

Create the circuit schematic as shown in Fig. 6.1. The two pin connector (CONN_2) can +be placed from the Eeschema library conn. Do the annotation and test for ERC. Refer to +Chapter 9 to know more about basic steps in schematic creation. +


+ + + + +

PIC +

Figure 6.1: Final circuit schematic for RC low pass circuit
+ +


+

6.1.1 Netlist generation for PCB

+ + +

The netlist for PCB is different from that for simulation. To generate netlist for PCB, click on +the Generate netlist tool from the top toolbar in Schematic editor. In the Netlist window, +under the tab Pcbnew, click on the button Netlist. This is shown in Fig. 6.2. Click on +Save in the Save netlist file dialog box that opens up. Do not change the directory +or the name of the netlist file. Save the schematic and close the schematic editor. +


+ + + + +

PIC +

Figure 6.2: Netlist generation for PCB
+ +


+

Note that the netlist for PCB has an extension .net. The netlist created for simulation +has an extension .cir. +

6.1.2 Mapping of components using Footprint Editor

+ + + +

Once the netlist for PCB is created, one needs to map each component in the netlist to a +footprint. The tool Footprint Editor is used for this. eSim uses CvPcb as its footprint editor. +CvPcb is the footprint editor tool in KiCad. +

+

6.1.3 Familiarising the Footprint Editor tool

+ +

If one opens the Footprint Editor after creating the .net netlist file, the Footprint editor as +shown in Fig. 6.3 will be obtained. The menu bar and toolbars and the panes are marked in +this figure. The menu bar will be available in the top left corner. The left pane has a list of +components in the netlist file and the right pane has a list of available footprints for each +component.


+ + + + +

PIC +

Figure 6.3: Footprint editor with the menu bar, toolbar, left pane and right pane +marked
+ +


+

Note that if the Footprint Editor is opened before creating a ‘.net’ file, then the left and +right panes will be empty. +

Toolbar
+

Some of the important tools in the toolbar are shown in Fig. 6.4. They are explained below: +


+ + + + +

PIC +

Figure 6.4: Some important tools in the toolbar
+ +


+
+ 1.
Save netlist and footprint files - Save the netlist and the footprints that are + associated with it. +
+ 2.
View selected footprint - View the selected footprint in 2D. See Sec. 6.1.4 for more + details. +
+ 3.
Automatic footprint association - Perform footprint association for each + component automatically. Footprints will be selected from the list of footprints + available. +
+ 4.
Delete all associations - Delete all the footprint associations made +
+ 5.
Display filtered footprint list - Display a filtered list of footprints suitable to the + selected component +
+ 6.
Display full footprint list - Display the list of all footprints available (without + filtering)
+

6.1.4 Viewing footprints in 2D and 3D

+ + +

To view a footprint in 2D, select it from the right pane and click on View selected footprint +from the menu bar. Let us view the footprint for SM1210. Choose SM1210 from +the right pane as shown in Fig. 6.5. On clicking the View selected footprint tool, +the Footprint window with the view in 2D will be displayed. Click on the 3D +tool in the Footprint window, as shown in Fig. 6.6. A top view of the selected +footprint in 3D is obtained. Click on the footprint and rotate it using mouse to get 3D +views from various angles. One such side view of the footprint in 3D is shown in +Fig. 6.7. +


+ + + + +

PIC +

Figure 6.5: Viewing footprint for SM1210: 1. Choose the footprint SM1210 from the +right pane, 2. Click on View selected footprint
+ +


+


+ + + + +

PIC +

Figure 6.6: Footprint view in 2D. Click on 3D to get 3D view
+ +


+


+ + + + +

PIC +

Figure 6.7: Side view of the footprint in 3D
+ +


+

6.1.5 Mapping of components in the RC circuit

+

Click on C1 from the left pane. Choose the footprint C1 from the right pane by double +clicking on it. Click on connector P1 from the left pane. Choose the footprint SIL-2 from the +right pane by double clicking on it. Similarly choose the footprint R3 for the resistor R1. The +footprint mapping is shown in Fig. 6.8. Save the footprint association by clicking on the Save +netlist and footprint files tool from the CvPcb toolbar. The Save Net and component List +window appears. Browse to the directory where the schematic file for this project is saved and +click on Save. The netlist gets saved and the Footprint Editor window closes automatically. +


+ + + + +

PIC +

Figure 6.8: Footprint mapping done
+ +


+

Note that one needs to browse to the directory where the schematic file is saved and save +the ‘.net’ file in the same directory. +

6.2 Creation of PCB layout

+ + +

The next step is to place the footprints and lay tracks between them to get the layout. This is +done using the Layout Editor tool. eSim uses Pcbnew, the layout creation tool in KiCad, as its +layout editor. +

+

6.2.1 Familiarizing the Layout Editor tool

+ +

The layout editor with the various menu bar and toolbars is shown in Fig. 6.9. +


+ + + + +

PIC +

Figure 6.9: Layout editor with menu bar, toolbars and layer options marked
+ +


+


+ + + + +

PIC +

Figure 6.10: Top toolbar with important tools marked
+ +


+
Top toolbar
+

Some of the important menu options in the top menu bar are shown in Fig. 6.10. They are +explained below: +

+ 1.
Save board - Save the printed circuit board +
+ 2.
Module editor - Open module editor to edit footprint modules or libraries +
+ 3.
Read netlist - Import the netlist whose layout needs to be created. +
+ 4.
Perform design rules check - Check for design rules, unconnected nets, etc., in the + layout. +
+ 5.
Select working layer - Selection of working layer +
+ 6.
Show active layer selections and select layer pair for route and place - Select layer + in top and bottom layers. It also shows the currently active layer selections. +
+ 7.
Mode footprint: Manual/automatic move and place - Move and place modules
+

+

6.2.2 Hotkeys

+ +

A list of hotkeys are given below: +

+ 1.
F1 - Zoom in +
+ 2.
F2 - Zoom out +
+ 3.
Delete - Delete Track or Footprint +
+ 4.
X - Add new track +
+ 5.
V - Add Via +
+ 6.
M - Move Item + +
+ 7.
F - Flip Footprint +
+ 8.
R - Rotate Item +
+ 9.
G - Drag Footprint +
+ 10.
Ctrl+Z - Undo +
+ 11.
E - Edit Item
+

The list can be viewed by selecting Preferences from the top menu bar and choosing List Current +Keys from the option Hotkeys. +

+

6.2.3 PCB design example using RC circuit

+ +

Click on Layout Editor from the eSim toolbar. Click on Read Netlist tool from the top +toolbar. Click on Browse Netlist files on the Netlist window that opens up. Select the .net file +that was modified after assigning footprints. Click on Open. Now Click on Read Current +Netlist on the Netlist window. The message area in the Netlist window says that +the RC_pcb.net has been read. The sequence of operations is shown in Fig. 6.11. +


+ + + + +

PIC +

Figure 6.11: Importing netlist file to layout editor: 1. Browse netlist Files, 2. Choose +the RC_pcb.net file, 3. Read Netlist file, 4. Close
+ +


+

The footprint modules will now be imported to the top left hand corner of the layout +editor window. This is shown in Fig. 6.12.


+ + + + +

PIC +

Figure 6.12: Footprint modules imported to top left corner of layout editor window
+ +


+

Zoom in to the top left corner by pressing the key F1 or using the scroll button of the +mouse. The zoomed in version of the imported netlist is shown in Fig. 6.13. +

Let us now place this in the center of the layout editor window.


+ + + + +

PIC +

Figure 6.13: Zoomed in version of the imported netlist
+ +


+

Click on Mode footprint: Manual/automatic move and place tool from the top toolbar. +Place the cursor near the center of the layout editor window. Right click and choose Glob +move and place. Choose move all modules. The sequence of operations is shown in Fig. 6.14. +Click on Yes on the confirmation window to move the modules. Zoom in using the F1 key. +The current placement of components after zooming in is shown in Fig. 6.15a. +


+ + + + +

PIC +

Figure 6.14: Moving and placing modules to the center of layout editor. 1. Click on +Mode footprint: Manual/automatic move and place, 2. Place cursor at center of layout +editor and right click on it 3. Choose Glob Move and Place and then choose Move All +Modules.
+ +


+


+ + + + +

PIC +(a) +Zoomed +in +version +of the +current +placement +after +moving +modules +to the +center +of the +layout +editor PIC + (b) + Final + placement + of + footprints + after + rotating + and + moving + P1 +

Figure 6.15: Different stages of placement of modules on PCB
+ +


+

We need to arrange the modules properly to lay tracks. Rotate the connector P1 by +placing the cursor on top of P1 and pressing R. Move it by placing the cursor on top of it and +pressing M. The final placement is shown in Fig. 6.15b. +

Let us now lay the tracks. Let us first change the track width. Click on Design rules from +the top menu bar. Click on Design rules. This is shown in Fig. 6.16. The Design Rules Editor +window opens up. Here one can edit the various design rules. Double click on the track width +field to edit it. Type 0.8 and press Enter. Click on OK. Fig. 6.17 shows the sequence of +operations.


+ + + + +

PIC +

Figure 6.16: Choose Design Rules from the top menu bar and Design Rules again
+ +


+


+ + + + +

PIC +

Figure 6.17: Changing the track width: 1. Double click on Track Width field and type +0.8, 2. Click on OK
+ +


+

Click on Back from the Layer options as shown in Fig. 6.18.


+ + + + +

PIC +

Figure 6.18: Choosing the copper layer Back
+ +


+

Let us now start laying the tracks. Place the cursor above the left terminal of R1 +in the layout editor window. Press the key x. Move the cursor down and double +click on the left terminal of C1. A track is formed. This is shown in Fig. 6.19a. +


+ + + + +

PIC +(a) A +track +formed +between +resistor +and +capacitor PIC + (b) A + track + formed + between + capacitor + and + connector PIC + (c) A + track + formed + between + connector + and + resistor +

Figure 6.19: Different stages of laying tracks during PCB design
+ +


+

Similarly lay the track between capacitor C1 and connector P1 as shown in +Fig. 6.19b. The last track needs to be laid at an angle. To do so, place the cursor +above the second terminal of R1. Press the key x and move the cursor diagonally +down. Double click on the other terminal of the connector. The track will be laid +as shown in Fig. 6.19c. All tracks are now laid. The next step is to create PCB +edges. +

Choose PCB_edges from the Layer options to add edges. Click on Add graphic line or +polygon from the toolbar on the left. Fig. 6.20 shows the sequence of operations. Let us now +start drawing edges for PCB.


+ + + + +

PIC +

Figure 6.20: Creating PCB edges: 1. Choose PCB_Edges from Layer options 2. Choose +Add graphic line or polygon from left toolbar
+ +


+

Click to the left of the layout. Move cursor horizontally to the right. Click once to change +orientation. Move cursor vertically down. Draw the edges as shown in Fig. 6.21. Double click +to finish drawing the edges.


+ + + + +

PIC +

Figure 6.21: PCB edges drawn
+ +


+

Click on Perform design rules check from the top toolbar to check for design rules. The +DRC Control window opens up. Click on Start DRC. There are no errors under the Error +messages tab. Click on OK to close DRC control window. Fig. 6.22 shows the sequence of +operations.


+ + + + +

PIC +

Figure 6.22: Performing design rules check: 1. Click on Start DRC, 2. Click on Ok
+ +


+

Click on Save board on the top toolbar. +

To generate Gerber files, click on File from the top menu bar. Click on Plot. This is shown +in Fig. 6.23. The plot window opens up. One can choose which layers to plot by +selecting/deselecting them from the Layers pane on the left side. One can also choose the +format used to plot them. Choose Gerber. The output directory of the plots created +can also be chosen. By default, it is the project directory. Some more options can +be chosen in this window. Click on Plot. The message window shows the location +in which the Gerber files are created. Click on Close. This is shown in Fig. 6.24. +


+ + + + +

PIC +

Figure 6.23: Choosing Plot from the File menu
+ +


+


+ + + + +

PIC +

Figure 6.24: Creating Gerber files: 1. Choose Gerber as the plot format, 2. Click on +Plot. Message window shows location in which Gerber files are created, 3. Click on Close
+ +


+

The PCB design of RC circuit is now complete. To know more about Pcbnew, refer to + [15] or  [16]. + +

Chapter 7
Model Editor

+

Spice based simulators include a feature which allows accurate modeling of semiconductor +devices such as diodes, transistors etc. eSim Model Editor provides a facility to define a new +model for devices such as diodes, MOSFET, BJT, JFET, IGBT, Magnetic core etc. Model +Editor in eSim lets the user enter the values of parameters depending on the type of +device for which a model is required. The parameter values can be obtained from the +data-sheet of the device. A newly created model can be exported to the model library +and one can import it for different projects, whenever required. Model Editor also +provides a facility to edit existing models. The GUI of the model editor is as shown in +Fig. 7.1 +


+ + + + +

PIC +

Figure 7.1: Model Editor
+ +


+

7.1 Creating New Model Library

+

eSim lets us create new model libraries based on the template model libraries. On selecting +New button the window is popped as shown in Fig. 7.2. The name has to be unique otherwise +the error message appears on the window. +


+ + + + +

PIC +

Figure 7.2: Creating New Model Library
+ +


+

After the OK button is pressed the type of model library to be created is chosen by +selecting one of the types on the left hand side i.e. Diode, BJT, MOS, JFET, IGBT, +Magnetic Core. The template model library opens up in a tabular form as shown in Fig. 7.3 +


+ + + + +

PIC +

Figure 7.3: Choosing the Template Model Library
+ +


+ +

New parameters can be added or current parameters can be removed using ADD +and REMOVE buttons. Also the values of parameters can be changed in the table. +Adding and removing the parameters in library files is shown in the Fig. 7.4 and +Fig. 7.5 +


+ + + + +

PIC +

Figure 7.4: Adding the Parameter in a Library
+ +


+


+ + + + +

PIC +

Figure 7.5: Removing a Parameter from a Library
+ +


+

After the editing of the model library is done, the file can be saved by selecting the SAVE +button. These libraries are saved in the User Libraries folder under deviceModelLibrary +repository. +

7.2 Editing Current Model Library

+

The existing model library can be modified using EDIT option. On clicking the EDIT button +the file dialog opens where all the library files are saved as shown in Fig. 7.6. You can select +the library you want to edit. Once you are done with the editing, click on SAVE +button. +


+ + + + +

PIC +

Figure 7.6: Editing Existing Model Library
+ +


+

7.3 Uploading external .lib file to eSim repository

+

eSim directly cannot use the external .lib file. It has to be uploaded to eSim repository before +using it in a circuit. eSim provides the facility to upload library files. They are then converted +into xml format, which can be easily modified from the eSim interface. On clicking UPLOAD +button the library can be uploaded from any location. The model library will be +saved with the name you have provided, in the User Libraries folder of repository +deviceModelLibrary. + +

Chapter 8
SubCircuit Builder

Subcircuit is a way to implement hierarchical modeling. +Once a subcircuit for a compo- nent is created, it can be used in other circuits. +eSim provides an easy way to create a subcircuit. The following Fig. 8.1 shows +the window that is opened when the SubCircuit tool is chosen from the toolbar. +
+ + + + +

PIC +

Figure 8.1: Subcircuit Window
+ +


+ +

8.1 Creating a SubCircuit

+

The steps to create subcircuit are as follows. +

+

+

8.2 Edit a Subcircuit

+

The steps to edit a subcircuit are as follows. +

+ +

Chapter 9
Solved Examples

+

9.1 Solved Examples

+

+

9.1.1 Basic RC Circuit

+

+

Problem Statement:
+

Plot the Input and Output Waveform of an RC circuit whose input voltage (Vs) is 50Hz, +3V peak to peak. The values of Resistor (R) and Capacitor(C) are 1k and 1uf +respectively. +

Solution:
+ + +

+

9.1.2 Half Wave Rectifier

+

+

Problem Statement:
+

Plot the Input and Output Waveform of Half Wave Rectifier circuit where the input voltage +(Vs) is 50Hz, 2V peak to peak. The value for Resistor (R) is 1k. +

+

Solution:
+

The new project is created by clicking the New icon on the menubar. The name of the project +is given in the window shown in Fig. 9.1. +

+ +

+

9.1.3 Precision Rectifier

+

+

Problem Statement:
+

Plot the input and output waveform of the Precision Rectifier circuit where input voltage +(Vs) is 50Hz , 3V peak to peak. +

+

Solution:
+

The new project is created by clicking the New icon on the menubar. The name of the project +is given as shown in the Fig. 9.1. +

+ +

+

9.1.4 Inverting Amplifier

+

+

Problem Statement:
+

Plot the Input and Output Waveform of Inverting Amplifier circuit where the input voltage +(Vs) is 50Hz, 2V peak to peak and gain is 2. +

Solution:
+ + +

+

9.1.5 Half Adder Example

+

+

Problem Statement:
+

Plot the Input and Output Waveform of Half Adder circuit. +

+

Solution:
+ + +

References

+
+

+ [1]   A. S. Sedra and K. C. Smith, Microelectronic Circuits - Theory and + Applications. Oxford University Press, 2009. +

+

+ [2]   K. M. Moudgalya, “Spoken Tutorial: A Collaborative and Scalable Education + Technology,” CSI Communications, vol. 35, no. 6, pp. 10–12, September 2011, + available at http://spoken-tutorial.org/CSI.pdf. +

+

+ [3]   (2013, May). [Online]. Available: http://www.scilab.org/ +

+

+ [4]   (2013, May). [Online]. Available: + http://scilab-test.garudaindia.in/scilab_in/,http://scilab-test.garudaindia.in/cloud +

+

+ [5]   D. B. Phatak. (2013, May) Teach 10,000 teacher programme. [Online]. + Available: http://www.it.iitb.ac.in/nmeict/MegaWorkshop.do +

+

+ [6]   K. Kannan and K. Narayanan, “Ict-enabled scalable workshops for engineering + college teachers in india,” in Post-Secondary Education and Technology: A Global + Perspective on Opportunities and Obstacles to Development (International and + Development Education), R. Clohey, S. Austin-Li, and J. C. Weldman, Eds. + Palgrave Macmillan, 2012. + +

+

+ [7]   (2013, May) Teach 10,000 teacher programme on analog electronics. [Online]. + Available: http://www.nmeict.iitkgp.ernet.in/Analogmain.htm +

+

+ [8]   (2013, May). [Online]. Available: http://www.aakashlabs.org/ +

+

+ [9]   (2013, May). [Online]. Available: + http://en.wikipedia.org/wiki/Electronic_design_automation +

+

+ [10]   (2013, May) Synaptic Package Manager Spoken Tutorial. [Online]. Available: + http://www.spoken-tutorial.org/list_videos?view=1&foss=Linux&language=English +

+

+ [11]   (2013, May). [Online]. Available: + http://www.kicad-pcb.org/display/KICAD/KiCad+EDA+Software+Suite +

+

+ [12]   (2013, May). [Online]. Available: http://ngspice.sourceforge.net/ +

+

+ [13]   (2013, May). [Online]. Available: http://scilab.in/ +

+

+ [14]   S. M. Sandler and C. Hymowitz, SPICE Circuit Handbook. New York: + McGraw-Hill Professional, 2006. +

+

+ [15]   J.-P. Charras and F. Tappero. (2013, May). [Online]. Available: + http://www.kicad-pcb.org/display/KICAD/KiCad+Documentation + +

+

+ [16]   D. Jahshan and P. Hutchinson. (2013, May). [Online]. Available: + http://bazaar.launchpad.net/kicad-developers/kicad/doc/files/head:/doc/tutorials/ +

+

+ [17]   P. Nenzi and H. Vogt. (2013) Ngspice users manual version 25plus. [Online]. + Available: http://ngspice.sourceforge.net/docs/ngspice-manual.pdf +

+

+ [18]   K. M. Moudgalya, “LATEX Training through Spoken Tutorials,” TUGboat, + vol. 32, no. 3, pp. 251–257, 2011. +

+

+ [19]   (2013, May). [Online]. Available: http://www.spoken-tutorial.org/ +

+

+ [20]   (2013, May). [Online]. Available: http://oscad.in/ +

+
+ + diff --git a/library/browser/User-Manual/figures/3d.png b/library/browser/User-Manual/figures/3d.png new file mode 100644 index 00000000..0d2f66a4 Binary files /dev/null and b/library/browser/User-Manual/figures/3d.png differ diff --git a/library/browser/User-Manual/figures/3dv.png b/library/browser/User-Manual/figures/3dv.png new file mode 100644 index 00000000..da9cb1be Binary files /dev/null and b/library/browser/User-Manual/figures/3dv.png differ diff --git a/library/browser/User-Manual/figures/CvPCB-window.png b/library/browser/User-Manual/figures/CvPCB-window.png new file mode 100644 index 00000000..231e5c77 Binary files /dev/null and b/library/browser/User-Manual/figures/CvPCB-window.png differ diff --git a/library/browser/User-Manual/figures/ac1.png b/library/browser/User-Manual/figures/ac1.png new file mode 100644 index 00000000..4c4af047 Binary files /dev/null and b/library/browser/User-Manual/figures/ac1.png differ diff --git a/library/browser/User-Manual/figures/afterplace.png b/library/browser/User-Manual/figures/afterplace.png new file mode 100644 index 00000000..273341be Binary files /dev/null and b/library/browser/User-Manual/figures/afterplace.png differ diff --git a/library/browser/User-Manual/figures/analysis.png b/library/browser/User-Manual/figures/analysis.png new file mode 100644 index 00000000..780d5b23 Binary files /dev/null and b/library/browser/User-Manual/figures/analysis.png differ diff --git a/library/browser/User-Manual/figures/anno.png b/library/browser/User-Manual/figures/anno.png new file mode 100644 index 00000000..bbd312bb Binary files /dev/null and b/library/browser/User-Manual/figures/anno.png differ diff --git a/library/browser/User-Manual/figures/blockdiagram.png b/library/browser/User-Manual/figures/blockdiagram.png new file mode 100644 index 00000000..5393ba77 Binary files /dev/null and b/library/browser/User-Manual/figures/blockdiagram.png differ diff --git a/library/browser/User-Manual/figures/bridgerectifier.png b/library/browser/User-Manual/figures/bridgerectifier.png new file mode 100644 index 00000000..e106a17c Binary files /dev/null and b/library/browser/User-Manual/figures/bridgerectifier.png differ diff --git a/library/browser/User-Manual/figures/componentlibrary.png b/library/browser/User-Manual/figures/componentlibrary.png new file mode 100644 index 00000000..cf755bf6 Binary files /dev/null and b/library/browser/User-Manual/figures/componentlibrary.png differ diff --git a/library/browser/User-Manual/figures/convert.png b/library/browser/User-Manual/figures/convert.png new file mode 100644 index 00000000..2c22e7c5 Binary files /dev/null and b/library/browser/User-Manual/figures/convert.png differ diff --git a/library/browser/User-Manual/figures/createsubcktsch.png b/library/browser/User-Manual/figures/createsubcktsch.png new file mode 100644 index 00000000..64daf75a Binary files /dev/null and b/library/browser/User-Manual/figures/createsubcktsch.png differ diff --git a/library/browser/User-Manual/figures/curplace.png b/library/browser/User-Manual/figures/curplace.png new file mode 100644 index 00000000..77944207 Binary files /dev/null and b/library/browser/User-Manual/figures/curplace.png differ diff --git a/library/browser/User-Manual/figures/dc1.png b/library/browser/User-Manual/figures/dc1.png new file mode 100644 index 00000000..f4b5de26 Binary files /dev/null and b/library/browser/User-Manual/figures/dc1.png differ diff --git a/library/browser/User-Manual/figures/devicemodel.png b/library/browser/User-Manual/figures/devicemodel.png new file mode 100644 index 00000000..6795dfc6 Binary files /dev/null and b/library/browser/User-Manual/figures/devicemodel.png differ diff --git a/library/browser/User-Manual/figures/drc.png b/library/browser/User-Manual/figures/drc.png new file mode 100644 index 00000000..02ebf73f Binary files /dev/null and b/library/browser/User-Manual/figures/drc.png differ diff --git a/library/browser/User-Manual/figures/druleedit.png b/library/browser/User-Manual/figures/druleedit.png new file mode 100644 index 00000000..b3c893aa Binary files /dev/null and b/library/browser/User-Manual/figures/druleedit.png differ diff --git a/library/browser/User-Manual/figures/drules.png b/library/browser/User-Manual/figures/drules.png new file mode 100644 index 00000000..6f2f1832 Binary files /dev/null and b/library/browser/User-Manual/figures/drules.png differ diff --git a/library/browser/User-Manual/figures/eeschema.png b/library/browser/User-Manual/figures/eeschema.png new file mode 100644 index 00000000..0ce97df3 Binary files /dev/null and b/library/browser/User-Manual/figures/eeschema.png differ diff --git a/library/browser/User-Manual/figures/eeschema1_corctd.png b/library/browser/User-Manual/figures/eeschema1_corctd.png new file mode 100644 index 00000000..bc1eaea8 Binary files /dev/null and b/library/browser/User-Manual/figures/eeschema1_corctd.png differ diff --git a/library/browser/User-Manual/figures/eeschema2_mod.png b/library/browser/User-Manual/figures/eeschema2_mod.png new file mode 100644 index 00000000..7365f199 Binary files /dev/null and b/library/browser/User-Manual/figures/eeschema2_mod.png differ diff --git a/library/browser/User-Manual/figures/eeschema3_mod.png b/library/browser/User-Manual/figures/eeschema3_mod.png new file mode 100644 index 00000000..42860d6a Binary files /dev/null and b/library/browser/User-Manual/figures/eeschema3_mod.png differ diff --git a/library/browser/User-Manual/figures/eeschema4_mod.png b/library/browser/User-Manual/figures/eeschema4_mod.png new file mode 100644 index 00000000..c7a093b4 Binary files /dev/null and b/library/browser/User-Manual/figures/eeschema4_mod.png differ diff --git a/library/browser/User-Manual/figures/erc1.png b/library/browser/User-Manual/figures/erc1.png new file mode 100644 index 00000000..360d7beb Binary files /dev/null and b/library/browser/User-Manual/figures/erc1.png differ diff --git a/library/browser/User-Manual/figures/erc2.png b/library/browser/User-Manual/figures/erc2.png new file mode 100644 index 00000000..d20863e7 Binary files /dev/null and b/library/browser/User-Manual/figures/erc2.png differ diff --git a/library/browser/User-Manual/figures/ercgnd.png b/library/browser/User-Manual/figures/ercgnd.png new file mode 100644 index 00000000..9f1440fc Binary files /dev/null and b/library/browser/User-Manual/figures/ercgnd.png differ diff --git a/library/browser/User-Manual/figures/esim-subckt.png b/library/browser/User-Manual/figures/esim-subckt.png new file mode 100644 index 00000000..c20e01fc Binary files /dev/null and b/library/browser/User-Manual/figures/esim-subckt.png differ diff --git a/library/browser/User-Manual/figures/fe.png b/library/browser/User-Manual/figures/fe.png new file mode 100644 index 00000000..13aa0452 Binary files /dev/null and b/library/browser/User-Manual/figures/fe.png differ diff --git a/library/browser/User-Manual/figures/field.png b/library/browser/User-Manual/figures/field.png new file mode 100644 index 00000000..c552487b Binary files /dev/null and b/library/browser/User-Manual/figures/field.png differ diff --git a/library/browser/User-Manual/figures/footprint-c1.png b/library/browser/User-Manual/figures/footprint-c1.png new file mode 100644 index 00000000..2c75fa41 Binary files /dev/null and b/library/browser/User-Manual/figures/footprint-c1.png differ diff --git a/library/browser/User-Manual/figures/fplace.png b/library/browser/User-Manual/figures/fplace.png new file mode 100644 index 00000000..abd4be0d Binary files /dev/null and b/library/browser/User-Manual/figures/fplace.png differ diff --git a/library/browser/User-Manual/figures/guitoolbar.png b/library/browser/User-Manual/figures/guitoolbar.png new file mode 100644 index 00000000..b511da11 Binary files /dev/null and b/library/browser/User-Manual/figures/guitoolbar.png differ diff --git a/library/browser/User-Manual/figures/ha_analysistab.png b/library/browser/User-Manual/figures/ha_analysistab.png new file mode 100644 index 00000000..cfdb6b03 Binary files /dev/null and b/library/browser/User-Manual/figures/ha_analysistab.png differ diff --git a/library/browser/User-Manual/figures/ha_netlistgeneration.png b/library/browser/User-Manual/figures/ha_netlistgeneration.png new file mode 100644 index 00000000..4cf01ab3 Binary files /dev/null and b/library/browser/User-Manual/figures/ha_netlistgeneration.png differ diff --git a/library/browser/User-Manual/figures/ha_ngspicemodeltab.png b/library/browser/User-Manual/figures/ha_ngspicemodeltab.png new file mode 100644 index 00000000..65f3f764 Binary files /dev/null and b/library/browser/User-Manual/figures/ha_ngspicemodeltab.png differ diff --git a/library/browser/User-Manual/figures/ha_ngspiceplot.png b/library/browser/User-Manual/figures/ha_ngspiceplot.png new file mode 100644 index 00000000..61339801 Binary files /dev/null and b/library/browser/User-Manual/figures/ha_ngspiceplot.png differ diff --git a/library/browser/User-Manual/figures/ha_pythonplot.png b/library/browser/User-Manual/figures/ha_pythonplot.png new file mode 100644 index 00000000..3f2cb8ee Binary files /dev/null and b/library/browser/User-Manual/figures/ha_pythonplot.png differ diff --git a/library/browser/User-Manual/figures/ha_schematic.png b/library/browser/User-Manual/figures/ha_schematic.png new file mode 100644 index 00000000..41f553f1 Binary files /dev/null and b/library/browser/User-Manual/figures/ha_schematic.png differ diff --git a/library/browser/User-Manual/figures/ha_sourcedetailstab.png b/library/browser/User-Manual/figures/ha_sourcedetailstab.png new file mode 100644 index 00000000..8794de22 Binary files /dev/null and b/library/browser/User-Manual/figures/ha_sourcedetailstab.png differ diff --git a/library/browser/User-Manual/figures/ha_sub.png b/library/browser/User-Manual/figures/ha_sub.png new file mode 100644 index 00000000..0eae4f43 Binary files /dev/null and b/library/browser/User-Manual/figures/ha_sub.png differ diff --git a/library/browser/User-Manual/figures/ha_subcircuitstab.png b/library/browser/User-Manual/figures/ha_subcircuitstab.png new file mode 100644 index 00000000..670a7ddd Binary files /dev/null and b/library/browser/User-Manual/figures/ha_subcircuitstab.png differ diff --git a/library/browser/User-Manual/figures/half_adder.png b/library/browser/User-Manual/figures/half_adder.png new file mode 100644 index 00000000..5c957632 Binary files /dev/null and b/library/browser/User-Manual/figures/half_adder.png differ diff --git a/library/browser/User-Manual/figures/halfadderblock.png b/library/browser/User-Manual/figures/halfadderblock.png new file mode 100644 index 00000000..0ef3b03a Binary files /dev/null and b/library/browser/User-Manual/figures/halfadderblock.png differ diff --git a/library/browser/User-Manual/figures/halfschematic.png b/library/browser/User-Manual/figures/halfschematic.png new file mode 100644 index 00000000..e5b5b059 Binary files /dev/null and b/library/browser/User-Manual/figures/halfschematic.png differ diff --git a/library/browser/User-Manual/figures/hwr_analysistab.png b/library/browser/User-Manual/figures/hwr_analysistab.png new file mode 100644 index 00000000..cfdb6b03 Binary files /dev/null and b/library/browser/User-Manual/figures/hwr_analysistab.png differ diff --git a/library/browser/User-Manual/figures/hwr_chematic.png b/library/browser/User-Manual/figures/hwr_chematic.png new file mode 100644 index 00000000..97a96dc2 Binary files /dev/null and b/library/browser/User-Manual/figures/hwr_chematic.png differ diff --git a/library/browser/User-Manual/figures/hwr_devicemodelingtab.png b/library/browser/User-Manual/figures/hwr_devicemodelingtab.png new file mode 100644 index 00000000..a78815c8 Binary files /dev/null and b/library/browser/User-Manual/figures/hwr_devicemodelingtab.png differ diff --git a/library/browser/User-Manual/figures/hwr_netlistgeneration.png b/library/browser/User-Manual/figures/hwr_netlistgeneration.png new file mode 100644 index 00000000..82679419 Binary files /dev/null and b/library/browser/User-Manual/figures/hwr_netlistgeneration.png differ diff --git a/library/browser/User-Manual/figures/hwr_ngspiceplot.png b/library/browser/User-Manual/figures/hwr_ngspiceplot.png new file mode 100644 index 00000000..b2bd7c7b Binary files /dev/null and b/library/browser/User-Manual/figures/hwr_ngspiceplot.png differ diff --git a/library/browser/User-Manual/figures/hwr_pythonplot.png b/library/browser/User-Manual/figures/hwr_pythonplot.png new file mode 100644 index 00000000..7acea109 Binary files /dev/null and b/library/browser/User-Manual/figures/hwr_pythonplot.png differ diff --git a/library/browser/User-Manual/figures/hwr_schematic.png b/library/browser/User-Manual/figures/hwr_schematic.png new file mode 100644 index 00000000..97a96dc2 Binary files /dev/null and b/library/browser/User-Manual/figures/hwr_schematic.png differ diff --git a/library/browser/User-Manual/figures/hwr_sourcedetailstab.png b/library/browser/User-Manual/figures/hwr_sourcedetailstab.png new file mode 100644 index 00000000..de0bd34d Binary files /dev/null and b/library/browser/User-Manual/figures/hwr_sourcedetailstab.png differ diff --git a/library/browser/User-Manual/figures/ia_analysistab.png b/library/browser/User-Manual/figures/ia_analysistab.png new file mode 100644 index 00000000..cfdb6b03 Binary files /dev/null and b/library/browser/User-Manual/figures/ia_analysistab.png differ diff --git a/library/browser/User-Manual/figures/ia_netlistgeneration.png b/library/browser/User-Manual/figures/ia_netlistgeneration.png new file mode 100644 index 00000000..7da86a74 Binary files /dev/null and b/library/browser/User-Manual/figures/ia_netlistgeneration.png differ diff --git a/library/browser/User-Manual/figures/ia_ngspiceplot.png b/library/browser/User-Manual/figures/ia_ngspiceplot.png new file mode 100644 index 00000000..9c076242 Binary files /dev/null and b/library/browser/User-Manual/figures/ia_ngspiceplot.png differ diff --git a/library/browser/User-Manual/figures/ia_pythonplot.png b/library/browser/User-Manual/figures/ia_pythonplot.png new file mode 100644 index 00000000..3c588723 Binary files /dev/null and b/library/browser/User-Manual/figures/ia_pythonplot.png differ diff --git a/library/browser/User-Manual/figures/ia_schematic.png b/library/browser/User-Manual/figures/ia_schematic.png new file mode 100644 index 00000000..064ab5e3 Binary files /dev/null and b/library/browser/User-Manual/figures/ia_schematic.png differ diff --git a/library/browser/User-Manual/figures/ia_sourcedetailstab.png b/library/browser/User-Manual/figures/ia_sourcedetailstab.png new file mode 100644 index 00000000..de0bd34d Binary files /dev/null and b/library/browser/User-Manual/figures/ia_sourcedetailstab.png differ diff --git a/library/browser/User-Manual/figures/ia_sub.png b/library/browser/User-Manual/figures/ia_sub.png new file mode 100644 index 00000000..41fcc0f7 Binary files /dev/null and b/library/browser/User-Manual/figures/ia_sub.png differ diff --git a/library/browser/User-Manual/figures/ia_subcircuitstab.png b/library/browser/User-Manual/figures/ia_subcircuitstab.png new file mode 100644 index 00000000..cf8a5b51 Binary files /dev/null and b/library/browser/User-Manual/figures/ia_subcircuitstab.png differ diff --git a/library/browser/User-Manual/figures/iitblogo.png b/library/browser/User-Manual/figures/iitblogo.png new file mode 100644 index 00000000..666a6f59 Binary files /dev/null and b/library/browser/User-Manual/figures/iitblogo.png differ diff --git a/library/browser/User-Manual/figures/layer.png b/library/browser/User-Manual/figures/layer.png new file mode 100644 index 00000000..8b6b2f09 Binary files /dev/null and b/library/browser/User-Manual/figures/layer.png differ diff --git a/library/browser/User-Manual/figures/lefttoolbar.png b/library/browser/User-Manual/figures/lefttoolbar.png new file mode 100644 index 00000000..49434a61 Binary files /dev/null and b/library/browser/User-Manual/figures/lefttoolbar.png differ diff --git a/library/browser/User-Manual/figures/libraries.png b/library/browser/User-Manual/figures/libraries.png new file mode 100644 index 00000000..3241a498 Binary files /dev/null and b/library/browser/User-Manual/figures/libraries.png differ diff --git a/library/browser/User-Manual/figures/logo-trimmed.png b/library/browser/User-Manual/figures/logo-trimmed.png new file mode 100644 index 00000000..4131afba Binary files /dev/null and b/library/browser/User-Manual/figures/logo-trimmed.png differ diff --git a/library/browser/User-Manual/figures/maingui.png b/library/browser/User-Manual/figures/maingui.png new file mode 100644 index 00000000..90113f85 Binary files /dev/null and b/library/browser/User-Manual/figures/maingui.png differ diff --git a/library/browser/User-Manual/figures/map.png b/library/browser/User-Manual/figures/map.png new file mode 100644 index 00000000..b30dbe22 Binary files /dev/null and b/library/browser/User-Manual/figures/map.png differ diff --git a/library/browser/User-Manual/figures/model.png b/library/browser/User-Manual/figures/model.png new file mode 100644 index 00000000..63a13446 Binary files /dev/null and b/library/browser/User-Manual/figures/model.png differ diff --git a/library/browser/User-Manual/figures/modeladd.png b/library/browser/User-Manual/figures/modeladd.png new file mode 100644 index 00000000..138112f9 Binary files /dev/null and b/library/browser/User-Manual/figures/modeladd.png differ diff --git a/library/browser/User-Manual/figures/modeledit.png b/library/browser/User-Manual/figures/modeledit.png new file mode 100644 index 00000000..8110ff47 Binary files /dev/null and b/library/browser/User-Manual/figures/modeledit.png differ diff --git a/library/browser/User-Manual/figures/modeleditor.png b/library/browser/User-Manual/figures/modeleditor.png new file mode 100644 index 00000000..f891065d Binary files /dev/null and b/library/browser/User-Manual/figures/modeleditor.png differ diff --git a/library/browser/User-Manual/figures/modeleditor_new.png b/library/browser/User-Manual/figures/modeleditor_new.png new file mode 100644 index 00000000..f6b7aed6 Binary files /dev/null and b/library/browser/User-Manual/figures/modeleditor_new.png differ diff --git a/library/browser/User-Manual/figures/modelnew.png b/library/browser/User-Manual/figures/modelnew.png new file mode 100644 index 00000000..b6f56fcb Binary files /dev/null and b/library/browser/User-Manual/figures/modelnew.png differ diff --git a/library/browser/User-Manual/figures/modelremove.png b/library/browser/User-Manual/figures/modelremove.png new file mode 100644 index 00000000..6f5e0d57 Binary files /dev/null and b/library/browser/User-Manual/figures/modelremove.png differ diff --git a/library/browser/User-Manual/figures/movep.png b/library/browser/User-Manual/figures/movep.png new file mode 100644 index 00000000..b5c3d780 Binary files /dev/null and b/library/browser/User-Manual/figures/movep.png differ diff --git a/library/browser/User-Manual/figures/netlist.png b/library/browser/User-Manual/figures/netlist.png new file mode 100644 index 00000000..bdcff82d Binary files /dev/null and b/library/browser/User-Manual/figures/netlist.png differ diff --git a/library/browser/User-Manual/figures/netlistpcb.png b/library/browser/User-Manual/figures/netlistpcb.png new file mode 100644 index 00000000..77bb5ee9 Binary files /dev/null and b/library/browser/User-Manual/figures/netlistpcb.png differ diff --git a/library/browser/User-Manual/figures/netlisttop.png b/library/browser/User-Manual/figures/netlisttop.png new file mode 100644 index 00000000..5bda28e3 Binary files /dev/null and b/library/browser/User-Manual/figures/netlisttop.png differ diff --git a/library/browser/User-Manual/figures/newsubcktschematic.png b/library/browser/User-Manual/figures/newsubcktschematic.png new file mode 100644 index 00000000..351cb5b2 Binary files /dev/null and b/library/browser/User-Manual/figures/newsubcktschematic.png differ diff --git a/library/browser/User-Manual/figures/ngspiceoutput.png b/library/browser/User-Manual/figures/ngspiceoutput.png new file mode 100644 index 00000000..a8ad5efd Binary files /dev/null and b/library/browser/User-Manual/figures/ngspiceoutput.png differ diff --git a/library/browser/User-Manual/figures/ngspicewindow.png b/library/browser/User-Manual/figures/ngspicewindow.png new file mode 100644 index 00000000..47cb7f6d Binary files /dev/null and b/library/browser/User-Manual/figures/ngspicewindow.png differ diff --git a/library/browser/User-Manual/figures/pcb-rc.png b/library/browser/User-Manual/figures/pcb-rc.png new file mode 100644 index 00000000..6c85569f Binary files /dev/null and b/library/browser/User-Manual/figures/pcb-rc.png differ diff --git a/library/browser/User-Manual/figures/pcbed.png b/library/browser/User-Manual/figures/pcbed.png new file mode 100644 index 00000000..9aa639bb Binary files /dev/null and b/library/browser/User-Manual/figures/pcbed.png differ diff --git a/library/browser/User-Manual/figures/pcbedges.png b/library/browser/User-Manual/figures/pcbedges.png new file mode 100644 index 00000000..b7be70c3 Binary files /dev/null and b/library/browser/User-Manual/figures/pcbedges.png differ diff --git a/library/browser/User-Manual/figures/pcbnew.png b/library/browser/User-Manual/figures/pcbnew.png new file mode 100644 index 00000000..62521165 Binary files /dev/null and b/library/browser/User-Manual/figures/pcbnew.png differ diff --git a/library/browser/User-Manual/figures/pcbschfin.png b/library/browser/User-Manual/figures/pcbschfin.png new file mode 100644 index 00000000..ea3da613 Binary files /dev/null and b/library/browser/User-Manual/figures/pcbschfin.png differ diff --git a/library/browser/User-Manual/figures/plot.png b/library/browser/User-Manual/figures/plot.png new file mode 100644 index 00000000..c3aa9962 Binary files /dev/null and b/library/browser/User-Manual/figures/plot.png differ diff --git a/library/browser/User-Manual/figures/plot2.png b/library/browser/User-Manual/figures/plot2.png new file mode 100644 index 00000000..6172b64e Binary files /dev/null and b/library/browser/User-Manual/figures/plot2.png differ diff --git a/library/browser/User-Manual/figures/port_lib.png b/library/browser/User-Manual/figures/port_lib.png new file mode 100644 index 00000000..1e84eb12 Binary files /dev/null and b/library/browser/User-Manual/figures/port_lib.png differ diff --git a/library/browser/User-Manual/figures/pr_analysistab.png b/library/browser/User-Manual/figures/pr_analysistab.png new file mode 100644 index 00000000..cfdb6b03 Binary files /dev/null and b/library/browser/User-Manual/figures/pr_analysistab.png differ diff --git a/library/browser/User-Manual/figures/pr_devicemodelingtab.png b/library/browser/User-Manual/figures/pr_devicemodelingtab.png new file mode 100644 index 00000000..df999110 Binary files /dev/null and b/library/browser/User-Manual/figures/pr_devicemodelingtab.png differ diff --git a/library/browser/User-Manual/figures/pr_netlistgeneration.png b/library/browser/User-Manual/figures/pr_netlistgeneration.png new file mode 100644 index 00000000..01910fde Binary files /dev/null and b/library/browser/User-Manual/figures/pr_netlistgeneration.png differ diff --git a/library/browser/User-Manual/figures/pr_ngspiceplot.png b/library/browser/User-Manual/figures/pr_ngspiceplot.png new file mode 100644 index 00000000..a8ad5efd Binary files /dev/null and b/library/browser/User-Manual/figures/pr_ngspiceplot.png differ diff --git a/library/browser/User-Manual/figures/pr_pythonplot.png b/library/browser/User-Manual/figures/pr_pythonplot.png new file mode 100644 index 00000000..7b23ab90 Binary files /dev/null and b/library/browser/User-Manual/figures/pr_pythonplot.png differ diff --git a/library/browser/User-Manual/figures/pr_schematic.png b/library/browser/User-Manual/figures/pr_schematic.png new file mode 100644 index 00000000..1926dddf Binary files /dev/null and b/library/browser/User-Manual/figures/pr_schematic.png differ diff --git a/library/browser/User-Manual/figures/pr_sourcedetailstab.png b/library/browser/User-Manual/figures/pr_sourcedetailstab.png new file mode 100644 index 00000000..de0bd34d Binary files /dev/null and b/library/browser/User-Manual/figures/pr_sourcedetailstab.png differ diff --git a/library/browser/User-Manual/figures/pr_subcircuitstab.png b/library/browser/User-Manual/figures/pr_subcircuitstab.png new file mode 100644 index 00000000..cf8a5b51 Binary files /dev/null and b/library/browser/User-Manual/figures/pr_subcircuitstab.png differ diff --git a/library/browser/User-Manual/figures/print.png b/library/browser/User-Manual/figures/print.png new file mode 100644 index 00000000..3de5d016 Binary files /dev/null and b/library/browser/User-Manual/figures/print.png differ diff --git a/library/browser/User-Manual/figures/pythonplot.png b/library/browser/User-Manual/figures/pythonplot.png new file mode 100644 index 00000000..d8b21e24 Binary files /dev/null and b/library/browser/User-Manual/figures/pythonplot.png differ diff --git a/library/browser/User-Manual/figures/pythonplot1.png b/library/browser/User-Manual/figures/pythonplot1.png new file mode 100644 index 00000000..7b23ab90 Binary files /dev/null and b/library/browser/User-Manual/figures/pythonplot1.png differ diff --git a/library/browser/User-Manual/figures/rc1.png b/library/browser/User-Manual/figures/rc1.png new file mode 100644 index 00000000..b2dd7f04 Binary files /dev/null and b/library/browser/User-Manual/figures/rc1.png differ diff --git a/library/browser/User-Manual/figures/rc2.png b/library/browser/User-Manual/figures/rc2.png new file mode 100644 index 00000000..8275f1de Binary files /dev/null and b/library/browser/User-Manual/figures/rc2.png differ diff --git a/library/browser/User-Manual/figures/rc_analysistab.png b/library/browser/User-Manual/figures/rc_analysistab.png new file mode 100644 index 00000000..92a3e361 Binary files /dev/null and b/library/browser/User-Manual/figures/rc_analysistab.png differ diff --git a/library/browser/User-Manual/figures/rc_comp.png b/library/browser/User-Manual/figures/rc_comp.png new file mode 100644 index 00000000..9dc3a886 Binary files /dev/null and b/library/browser/User-Manual/figures/rc_comp.png differ diff --git a/library/browser/User-Manual/figures/rc_complete1.png b/library/browser/User-Manual/figures/rc_complete1.png new file mode 100644 index 00000000..9ff67abd Binary files /dev/null and b/library/browser/User-Manual/figures/rc_complete1.png differ diff --git a/library/browser/User-Manual/figures/rc_component.png b/library/browser/User-Manual/figures/rc_component.png new file mode 100644 index 00000000..5bb32cf9 Binary files /dev/null and b/library/browser/User-Manual/figures/rc_component.png differ diff --git a/library/browser/User-Manual/figures/rc_ki2ng.png b/library/browser/User-Manual/figures/rc_ki2ng.png new file mode 100644 index 00000000..b506c6d2 Binary files /dev/null and b/library/browser/User-Manual/figures/rc_ki2ng.png differ diff --git a/library/browser/User-Manual/figures/rc_netlistgeneration.png b/library/browser/User-Manual/figures/rc_netlistgeneration.png new file mode 100644 index 00000000..8b0354d6 Binary files /dev/null and b/library/browser/User-Manual/figures/rc_netlistgeneration.png differ diff --git a/library/browser/User-Manual/figures/rc_ngspiceplot.png b/library/browser/User-Manual/figures/rc_ngspiceplot.png new file mode 100644 index 00000000..5640e2ec Binary files /dev/null and b/library/browser/User-Manual/figures/rc_ngspiceplot.png differ diff --git a/library/browser/User-Manual/figures/rc_plot.png b/library/browser/User-Manual/figures/rc_plot.png new file mode 100644 index 00000000..72c40016 Binary files /dev/null and b/library/browser/User-Manual/figures/rc_plot.png differ diff --git a/library/browser/User-Manual/figures/rc_pwr.png b/library/browser/User-Manual/figures/rc_pwr.png new file mode 100644 index 00000000..4d546a09 Binary files /dev/null and b/library/browser/User-Manual/figures/rc_pwr.png differ diff --git a/library/browser/User-Manual/figures/rc_pythonplot.png b/library/browser/User-Manual/figures/rc_pythonplot.png new file mode 100644 index 00000000..011b0dd7 Binary files /dev/null and b/library/browser/User-Manual/figures/rc_pythonplot.png differ diff --git a/library/browser/User-Manual/figures/rc_schematic.png b/library/browser/User-Manual/figures/rc_schematic.png new file mode 100644 index 00000000..5b62113b Binary files /dev/null and b/library/browser/User-Manual/figures/rc_schematic.png differ diff --git a/library/browser/User-Manual/figures/rc_sourcedetailstab.png b/library/browser/User-Manual/figures/rc_sourcedetailstab.png new file mode 100644 index 00000000..de0bd34d Binary files /dev/null and b/library/browser/User-Manual/figures/rc_sourcedetailstab.png differ diff --git a/library/browser/User-Manual/figures/rc_wire.png b/library/browser/User-Manual/figures/rc_wire.png new file mode 100644 index 00000000..d950f297 Binary files /dev/null and b/library/browser/User-Manual/figures/rc_wire.png differ diff --git a/library/browser/User-Manual/figures/rcpcb.png b/library/browser/User-Manual/figures/rcpcb.png new file mode 100644 index 00000000..59171433 Binary files /dev/null and b/library/browser/User-Manual/figures/rcpcb.png differ diff --git a/library/browser/User-Manual/figures/resistor.png b/library/browser/User-Manual/figures/resistor.png new file mode 100644 index 00000000..53f37c90 Binary files /dev/null and b/library/browser/User-Manual/figures/resistor.png differ diff --git a/library/browser/User-Manual/figures/rightoolbar.png b/library/browser/User-Manual/figures/rightoolbar.png new file mode 100644 index 00000000..fbc6a364 Binary files /dev/null and b/library/browser/User-Manual/figures/rightoolbar.png differ diff --git a/library/browser/User-Manual/figures/rotate.png b/library/browser/User-Manual/figures/rotate.png new file mode 100644 index 00000000..2731a58e Binary files /dev/null and b/library/browser/User-Manual/figures/rotate.png differ diff --git a/library/browser/User-Manual/figures/schematic-error.png b/library/browser/User-Manual/figures/schematic-error.png new file mode 100644 index 00000000..c9d9d932 Binary files /dev/null and b/library/browser/User-Manual/figures/schematic-error.png differ diff --git a/library/browser/User-Manual/figures/schematic1.png b/library/browser/User-Manual/figures/schematic1.png new file mode 100644 index 00000000..d473bfc0 Binary files /dev/null and b/library/browser/User-Manual/figures/schematic1.png differ diff --git a/library/browser/User-Manual/figures/schemfin.png b/library/browser/User-Manual/figures/schemfin.png new file mode 100644 index 00000000..74f733c2 Binary files /dev/null and b/library/browser/User-Manual/figures/schemfin.png differ diff --git a/library/browser/User-Manual/figures/simulation-op.png b/library/browser/User-Manual/figures/simulation-op.png new file mode 100644 index 00000000..4dcb35bd Binary files /dev/null and b/library/browser/User-Manual/figures/simulation-op.png differ diff --git a/library/browser/User-Manual/figures/sine.png b/library/browser/User-Manual/figures/sine.png new file mode 100644 index 00000000..24243572 Binary files /dev/null and b/library/browser/User-Manual/figures/sine.png differ diff --git a/library/browser/User-Manual/figures/sm.png b/library/browser/User-Manual/figures/sm.png new file mode 100644 index 00000000..43a39fd5 Binary files /dev/null and b/library/browser/User-Manual/figures/sm.png differ diff --git a/library/browser/User-Manual/figures/sourcedetails.png b/library/browser/User-Manual/figures/sourcedetails.png new file mode 100644 index 00000000..94adc4c5 Binary files /dev/null and b/library/browser/User-Manual/figures/sourcedetails.png differ diff --git a/library/browser/User-Manual/figures/subcirciut_window.png b/library/browser/User-Manual/figures/subcirciut_window.png new file mode 100644 index 00000000..ed711297 Binary files /dev/null and b/library/browser/User-Manual/figures/subcirciut_window.png differ diff --git a/library/browser/User-Manual/figures/subcircuit.png b/library/browser/User-Manual/figures/subcircuit.png new file mode 100644 index 00000000..525b5df7 Binary files /dev/null and b/library/browser/User-Manual/figures/subcircuit.png differ diff --git a/library/browser/User-Manual/figures/subcircuit_window.png b/library/browser/User-Manual/figures/subcircuit_window.png new file mode 100644 index 00000000..02ba421d Binary files /dev/null and b/library/browser/User-Manual/figures/subcircuit_window.png differ diff --git a/library/browser/User-Manual/figures/subcktnewcomp.png b/library/browser/User-Manual/figures/subcktnewcomp.png new file mode 100644 index 00000000..6501ede6 Binary files /dev/null and b/library/browser/User-Manual/figures/subcktnewcomp.png differ diff --git a/library/browser/User-Manual/figures/tb_fe.png b/library/browser/User-Manual/figures/tb_fe.png new file mode 100644 index 00000000..eacca23f Binary files /dev/null and b/library/browser/User-Manual/figures/tb_fe.png differ diff --git a/library/browser/User-Manual/figures/toptble.png b/library/browser/User-Manual/figures/toptble.png new file mode 100644 index 00000000..4fb09375 Binary files /dev/null and b/library/browser/User-Manual/figures/toptble.png differ diff --git a/library/browser/User-Manual/figures/toptoolbar.png b/library/browser/User-Manual/figures/toptoolbar.png new file mode 100644 index 00000000..ced36a16 Binary files /dev/null and b/library/browser/User-Manual/figures/toptoolbar.png differ diff --git a/library/browser/User-Manual/figures/track1.png b/library/browser/User-Manual/figures/track1.png new file mode 100644 index 00000000..928aad91 Binary files /dev/null and b/library/browser/User-Manual/figures/track1.png differ diff --git a/library/browser/User-Manual/figures/track2.png b/library/browser/User-Manual/figures/track2.png new file mode 100644 index 00000000..09836517 Binary files /dev/null and b/library/browser/User-Manual/figures/track2.png differ diff --git a/library/browser/User-Manual/figures/track3.png b/library/browser/User-Manual/figures/track3.png new file mode 100644 index 00000000..41a4df6f Binary files /dev/null and b/library/browser/User-Manual/figures/track3.png differ diff --git a/library/browser/User-Manual/figures/trans1.png b/library/browser/User-Manual/figures/trans1.png new file mode 100644 index 00000000..fc1ff4f1 Binary files /dev/null and b/library/browser/User-Manual/figures/trans1.png differ diff --git a/library/browser/User-Manual/figures/warning.png b/library/browser/User-Manual/figures/warning.png new file mode 100644 index 00000000..d15d6d9b Binary files /dev/null and b/library/browser/User-Manual/figures/warning.png differ diff --git a/library/browser/User-Manual/figures/wire1.png b/library/browser/User-Manual/figures/wire1.png new file mode 100644 index 00000000..a5edb034 Binary files /dev/null and b/library/browser/User-Manual/figures/wire1.png differ diff --git a/library/browser/User-Manual/figures/wirefin.png b/library/browser/User-Manual/figures/wirefin.png new file mode 100644 index 00000000..463dc84f Binary files /dev/null and b/library/browser/User-Manual/figures/wirefin.png differ diff --git a/library/browser/User-Manual/figures/workspace.png b/library/browser/User-Manual/figures/workspace.png new file mode 100644 index 00000000..f7edff17 Binary files /dev/null and b/library/browser/User-Manual/figures/workspace.png differ diff --git a/library/browser/User-Manual/figures/zoom.png b/library/browser/User-Manual/figures/zoom.png new file mode 100644 index 00000000..4dc70c04 Binary files /dev/null and b/library/browser/User-Manual/figures/zoom.png differ -- cgit