From 57a3bab263c322b93a3f806b61cb7dd8ddc5ecdc Mon Sep 17 00:00:00 2001
From: suprraja
Date: Tue, 11 Mar 2025 03:33:56 +0000
Subject: Added SN55641 subcircuit

---
 library/SubcircuitLibrary/SN55461/D.lib            |   2 +
 library/SubcircuitLibrary/SN55461/NPN.lib          |   4 +
 library/SubcircuitLibrary/SN55461/PNP.lib          |   4 +
 library/SubcircuitLibrary/SN55461/analysis         |   1 +
 .../SubcircuitLibrary/SN55461/sn55461-cache.lib    | 126 ++++
 library/SubcircuitLibrary/SN55461/sn55461.cir      |  39 ++
 library/SubcircuitLibrary/SN55461/sn55461.cir.out  |  42 ++
 library/SubcircuitLibrary/SN55461/sn55461.pro      |  73 +++
 library/SubcircuitLibrary/SN55461/sn55461.sch      | 673 +++++++++++++++++++++
 library/SubcircuitLibrary/SN55461/sn55461.sub      |  36 ++
 .../SN55461/sn55461_Previous_Values.xml            |   1 +
 11 files changed, 1001 insertions(+)
 create mode 100644 library/SubcircuitLibrary/SN55461/D.lib
 create mode 100644 library/SubcircuitLibrary/SN55461/NPN.lib
 create mode 100644 library/SubcircuitLibrary/SN55461/PNP.lib
 create mode 100644 library/SubcircuitLibrary/SN55461/analysis
 create mode 100644 library/SubcircuitLibrary/SN55461/sn55461-cache.lib
 create mode 100644 library/SubcircuitLibrary/SN55461/sn55461.cir
 create mode 100644 library/SubcircuitLibrary/SN55461/sn55461.cir.out
 create mode 100644 library/SubcircuitLibrary/SN55461/sn55461.pro
 create mode 100644 library/SubcircuitLibrary/SN55461/sn55461.sch
 create mode 100644 library/SubcircuitLibrary/SN55461/sn55461.sub
 create mode 100644 library/SubcircuitLibrary/SN55461/sn55461_Previous_Values.xml

(limited to 'library/SubcircuitLibrary')

diff --git a/library/SubcircuitLibrary/SN55461/D.lib b/library/SubcircuitLibrary/SN55461/D.lib
new file mode 100644
index 00000000..f53bf3e0
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/D.lib
@@ -0,0 +1,2 @@
+.model 1N4148 D(is=2.495E-09 rs=4.755E-01 n=1.679E+00 tt=3.030E-09 cjo=1.700E-12 vj=1 m=1.959E-01 bv=1.000E+02 ibv=1.000E-04)
+
diff --git a/library/SubcircuitLibrary/SN55461/NPN.lib b/library/SubcircuitLibrary/SN55461/NPN.lib
new file mode 100644
index 00000000..be5f3073
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/NPN.lib
@@ -0,0 +1,4 @@
+.model Q2N2222  NPN( Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=400 Ne=1.307 
++ Ise=14.34f Ikf=0.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 Cjc=7.306p 
++ Mjc=0.3416 Vjc=0.75 Fc=0.5 Cje=22.01p Mje=0.377 Vje=0.75 Tr=46.91n Tf=411.1p 
++ Itf=0.6 Vtf=1.7 Xtf=3 Rb=10)
diff --git a/library/SubcircuitLibrary/SN55461/PNP.lib b/library/SubcircuitLibrary/SN55461/PNP.lib
new file mode 100644
index 00000000..7edda0ea
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/PNP.lib
@@ -0,0 +1,4 @@
+.model Q2N2907A PNP(Is=650.6E-18 Xti=3 Eg=1.11 Vaf=115.7 Bf=231.7 Ne=1.829
++		Ise=54.81f Ikf=1.079 Xtb=1.5 Br=3.563 Nc=2 Isc=0 Ikr=0 Rc=.715
++		Cjc=14.76p Mjc=.5383 Vjc=.75 Fc=.5 Cje=19.82p Mje=.3357 Vje=.75
++		Tr=111.3n Tf=603.7p Itf=.65 Vtf=5 Xtf=1.7 Rb=10)
diff --git a/library/SubcircuitLibrary/SN55461/analysis b/library/SubcircuitLibrary/SN55461/analysis
new file mode 100644
index 00000000..ebd5c0a9
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/analysis
@@ -0,0 +1 @@
+.tran 0e-00 0e-00 0e-00
\ No newline at end of file
diff --git a/library/SubcircuitLibrary/SN55461/sn55461-cache.lib b/library/SubcircuitLibrary/SN55461/sn55461-cache.lib
new file mode 100644
index 00000000..0f688db8
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/sn55461-cache.lib
@@ -0,0 +1,126 @@
+EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# GNDPWR
+#
+DEF GNDPWR #PWR 0 0 Y Y 1 F P
+F0 "#PWR" 0 -200 50 H I C CNN
+F1 "GNDPWR" 0 -130 50 H V C CNN
+F2 "" 0 -50 50 H I C CNN
+F3 "" 0 -50 50 H I C CNN
+DRAW
+P 2 0 1 0 0 -50 0 0 N
+P 3 0 1 8 -40 -50 -50 -80 -50 -80 N
+P 3 0 1 8 -20 -50 -30 -80 -30 -80 N
+P 3 0 1 8 0 -50 -10 -80 -10 -80 N
+P 3 0 1 8 20 -50 10 -80 10 -80 N
+P 3 0 1 8 40 -50 -40 -50 -40 -50 N
+P 4 0 1 8 40 -50 30 -80 30 -80 30 -80 N
+X GNDPWR 1 0 0 0 U 50 50 1 1 W N
+ENDDRAW
+ENDDEF
+#
+# PORT
+#
+DEF PORT U 0 40 Y Y 26 F N
+F0 "U" 50 100 30 H V C CNN
+F1 "PORT" 0 0 30 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
+A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
+S -100 50 100 -50 0 1 0 N
+X ~ 1 250 0 100 L 30 30 1 1 B
+X ~ 2 250 0 100 L 30 30 2 1 B
+X ~ 3 250 0 100 L 30 30 3 1 B
+X ~ 4 250 0 100 L 30 30 4 1 B
+X ~ 5 250 0 100 L 30 30 5 1 B
+X ~ 6 250 0 100 L 30 30 6 1 B
+X ~ 7 250 0 100 L 30 30 7 1 B
+X ~ 8 250 0 100 L 30 30 8 1 B
+X ~ 9 250 0 100 L 30 30 9 1 B
+X ~ 10 250 0 100 L 30 30 10 1 B
+X ~ 11 250 0 100 L 30 30 11 1 B
+X ~ 12 250 0 100 L 30 30 12 1 B
+X ~ 13 250 0 100 L 30 30 13 1 B
+X ~ 14 250 0 100 L 30 30 14 1 B
+X ~ 15 250 0 100 L 30 30 15 1 B
+X ~ 16 250 0 100 L 30 30 16 1 B
+X ~ 17 250 0 100 L 30 30 17 1 B
+X ~ 18 250 0 100 L 30 30 18 1 B
+X ~ 19 250 0 100 L 30 30 19 1 B
+X ~ 20 250 0 100 L 30 30 20 1 B
+X ~ 21 250 0 100 L 30 30 21 1 B
+X ~ 22 250 0 100 L 30 30 22 1 B
+X ~ 23 250 0 100 L 30 30 23 1 B
+X ~ 24 250 0 100 L 30 30 24 1 B
+X ~ 25 250 0 100 L 30 30 25 1 B
+X ~ 26 250 0 100 L 30 30 26 1 B
+ENDDRAW
+ENDDEF
+#
+# eSim_Diode
+#
+DEF eSim_Diode D 0 40 N N 1 F N
+F0 "D" 0 100 50 H V C CNN
+F1 "eSim_Diode" 0 -100 50 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+$FPLIST
+ TO-???*
+ *SingleDiode
+ *_Diode_*
+ *SingleDiode*
+ D_*
+$ENDFPLIST
+DRAW
+T 0 -100 50 60 0 0 0 A Normal 0 C C
+T 0 100 50 60 0 0 0 K Normal 0 C C
+P 2 0 1 6 50 50 50 -50 N
+P 3 0 1 0 -50 50 50 0 -50 -50 F
+X A 1 -150 0 100 R 40 40 1 1 P
+X K 2 150 0 100 L 40 40 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_NPN
+#
+DEF eSim_NPN Q 0 0 Y N 1 F N
+F0 "Q" -100 50 50 H V R CNN
+F1 "eSim_NPN" -50 150 50 H V R CNN
+F2 "" 200 100 29 H V C CNN
+F3 "" 0 0 60 H V C CNN
+ALIAS BC547 Q2N2222
+DRAW
+C 50 0 111 0 1 10 N
+P 2 0 1 0 25 25 100 100 N
+P 3 0 1 0 25 -25 100 -100 100 -100 N
+P 3 0 1 20 25 75 25 -75 25 -75 N
+P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
+X C 1 100 200 100 D 50 50 1 1 P
+X B 2 -200 0 225 R 50 50 1 1 P
+X E 3 100 -200 100 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_R
+#
+DEF eSim_R R 0 0 N Y 1 F N
+F0 "R" 50 130 50 H V C CNN
+F1 "eSim_R" 50 -50 50 H V C CNN
+F2 "" 50 -20 30 H V C CNN
+F3 "" 50 50 30 V V C CNN
+ALIAS resistor
+$FPLIST
+ R_*
+ Resistor_*
+$ENDFPLIST
+DRAW
+S 150 10 -50 90 0 1 10 N
+X ~ 1 -100 50 50 R 60 60 1 1 P
+X ~ 2 200 50 50 L 60 60 1 1 P
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/library/SubcircuitLibrary/SN55461/sn55461.cir b/library/SubcircuitLibrary/SN55461/sn55461.cir
new file mode 100644
index 00000000..12b81d82
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/sn55461.cir
@@ -0,0 +1,39 @@
+* D:\FOSSEE\eSim\library\SubcircuitLibrary\sn55461\sn55461.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 02/16/25 19:21:55
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+R3  vcc Net-_Q4-Pad2_ 4k		
+R2  vcc Net-_Q1-Pad2_ 1.6k		
+R1  vcc Net-_Q1-Pad1_ 130		
+Q4  Net-_Q3-Pad2_ Net-_Q4-Pad2_ Net-_D3-Pad2_ eSim_NPN		
+Q5  Net-_Q3-Pad2_ Net-_Q4-Pad2_ Net-_D2-Pad2_ eSim_NPN		
+Q3  Net-_Q1-Pad2_ Net-_Q3-Pad2_ Net-_Q3-Pad3_ eSim_NPN		
+R8  Net-_Q3-Pad3_ gnd1 1k		
+Q1  Net-_Q1-Pad1_ Net-_Q1-Pad2_ Net-_D1-Pad1_ eSim_NPN		
+D3  gnd1 Net-_D3-Pad2_ eSim_Diode		
+D2  gnd1 Net-_D2-Pad2_ eSim_Diode		
+Q6  Net-_D1-Pad2_ Net-_Q3-Pad3_ gnd1 eSim_NPN		
+D1  Net-_D1-Pad1_ Net-_D1-Pad2_ eSim_Diode		
+R4  Net-_D1-Pad2_ gnd1 500		
+Q2  Net-_Q2-Pad1_ Net-_D1-Pad2_ gnd1 eSim_NPN		
+U1  vcc Net-_Q2-Pad1_ Net-_D3-Pad2_ Net-_D2-Pad2_ Net-_Q8-Pad1_ Net-_D6-Pad2_ Net-_D5-Pad2_ gnd1 PORT		
+R7  vcc Net-_Q10-Pad2_ 4k		
+R6  vcc Net-_Q7-Pad2_ 1.6k		
+R5  vcc Net-_Q7-Pad1_ 130		
+Q11  Net-_Q10-Pad1_ Net-_Q10-Pad2_ Net-_D6-Pad2_ eSim_NPN		
+Q10  Net-_Q10-Pad1_ Net-_Q10-Pad2_ Net-_D5-Pad2_ eSim_NPN		
+Q9  Net-_Q7-Pad2_ Net-_Q10-Pad1_ Net-_Q12-Pad2_ eSim_NPN		
+R10  Net-_Q12-Pad2_ gnd1 1k		
+Q7  Net-_Q7-Pad1_ Net-_Q7-Pad2_ Net-_D4-Pad1_ eSim_NPN		
+D6  gnd1 Net-_D6-Pad2_ eSim_Diode		
+D5  gnd1 Net-_D5-Pad2_ eSim_Diode		
+Q12  Net-_D4-Pad2_ Net-_Q12-Pad2_ gnd1 eSim_NPN		
+D4  Net-_D4-Pad1_ Net-_D4-Pad2_ eSim_Diode		
+R9  Net-_D4-Pad2_ gnd1 500		
+Q8  Net-_Q8-Pad1_ Net-_D4-Pad2_ gnd1 eSim_NPN		
+
+.end
diff --git a/library/SubcircuitLibrary/SN55461/sn55461.cir.out b/library/SubcircuitLibrary/SN55461/sn55461.cir.out
new file mode 100644
index 00000000..51c4abb0
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/sn55461.cir.out
@@ -0,0 +1,42 @@
+* d:\fossee\esim\library\subcircuitlibrary\sn55461\sn55461.cir
+
+.include NPN.lib
+.include D.lib
+r3  vcc net-_q4-pad2_ 4k
+r2  vcc net-_q1-pad2_ 1.6k
+r1  vcc net-_q1-pad1_ 130
+q4 net-_q3-pad2_ net-_q4-pad2_ net-_d3-pad2_ Q2N2222
+q5 net-_q3-pad2_ net-_q4-pad2_ net-_d2-pad2_ Q2N2222
+q3 net-_q1-pad2_ net-_q3-pad2_ net-_q3-pad3_ Q2N2222
+r8  net-_q3-pad3_ gnd1 1k
+q1 net-_q1-pad1_ net-_q1-pad2_ net-_d1-pad1_ Q2N2222
+d3 gnd1 net-_d3-pad2_ 1N4148
+d2 gnd1 net-_d2-pad2_ 1N4148
+q6 net-_d1-pad2_ net-_q3-pad3_ gnd1 Q2N2222
+d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148
+r4  net-_d1-pad2_ gnd1 500
+q2 net-_q2-pad1_ net-_d1-pad2_ gnd1 Q2N2222
+* u1  vcc net-_q2-pad1_ net-_d3-pad2_ net-_d2-pad2_ net-_q8-pad1_ net-_d6-pad2_ net-_d5-pad2_ gnd1 port
+r7  vcc net-_q10-pad2_ 4k
+r6  vcc net-_q7-pad2_ 1.6k
+r5  vcc net-_q7-pad1_ 130
+q11 net-_q10-pad1_ net-_q10-pad2_ net-_d6-pad2_ Q2N2222
+q10 net-_q10-pad1_ net-_q10-pad2_ net-_d5-pad2_ Q2N2222
+q9 net-_q7-pad2_ net-_q10-pad1_ net-_q12-pad2_ Q2N2222
+r10  net-_q12-pad2_ gnd1 1k
+q7 net-_q7-pad1_ net-_q7-pad2_ net-_d4-pad1_ Q2N2222
+d6 gnd1 net-_d6-pad2_ 1N4148
+d5 gnd1 net-_d5-pad2_ 1N4148
+q12 net-_d4-pad2_ net-_q12-pad2_ gnd1 Q2N2222
+d4 net-_d4-pad1_ net-_d4-pad2_ 1N4148
+r9  net-_d4-pad2_ gnd1 500
+q8 net-_q8-pad1_ net-_d4-pad2_ gnd1 Q2N2222
+.tran 0e-00 0e-00 0e-00
+
+* Control Statements 
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end
diff --git a/library/SubcircuitLibrary/SN55461/sn55461.pro b/library/SubcircuitLibrary/SN55461/sn55461.pro
new file mode 100644
index 00000000..e27a398b
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/sn55461.pro
@@ -0,0 +1,73 @@
+update=22/05/2015 07:44:53
+version=1
+last_client=kicad
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=
+[eeschema/libraries]
+LibName1=adc-dac
+LibName2=memory
+LibName3=xilinx
+LibName4=microcontrollers
+LibName5=dsp
+LibName6=microchip
+LibName7=analog_switches
+LibName8=motorola
+LibName9=texas
+LibName10=intel
+LibName11=audio
+LibName12=interface
+LibName13=digital-audio
+LibName14=philips
+LibName15=display
+LibName16=cypress
+LibName17=siliconi
+LibName18=opto
+LibName19=atmel
+LibName20=contrib
+LibName21=power
+LibName22=eSim_Plot
+LibName23=transistors
+LibName24=conn
+LibName25=eSim_User
+LibName26=regul
+LibName27=74xx
+LibName28=cmos4000
+LibName29=eSim_Analog
+LibName30=eSim_Devices
+LibName31=eSim_Digital
+LibName32=eSim_Hybrid
+LibName33=eSim_Miscellaneous
+LibName34=eSim_Power
+LibName35=eSim_Sources
+LibName36=eSim_Subckt
+LibName37=eSim_Nghdl
+LibName38=eSim_Ngveri
+LibName39=eSim_SKY130
+LibName40=eSim_SKY130_Subckts
diff --git a/library/SubcircuitLibrary/SN55461/sn55461.sch b/library/SubcircuitLibrary/SN55461/sn55461.sch
new file mode 100644
index 00000000..5fd9c6d3
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/sn55461.sch
@@ -0,0 +1,673 @@
+EESchema Schematic File Version 2
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:power
+LIBS:eSim_Plot
+LIBS:transistors
+LIBS:conn
+LIBS:eSim_User
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+LIBS:eSim_Analog
+LIBS:eSim_Devices
+LIBS:eSim_Digital
+LIBS:eSim_Hybrid
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Power
+LIBS:eSim_Sources
+LIBS:eSim_Subckt
+LIBS:eSim_Nghdl
+LIBS:eSim_Ngveri
+LIBS:eSim_SKY130
+LIBS:eSim_SKY130_Subckts
+LIBS:sn55461-cache
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L resistor R3
+U 1 1 67B0155B
+P 1650 1450
+F 0 "R3" H 1700 1580 50  0000 C CNN
+F 1 "4k" H 1700 1400 50  0000 C CNN
+F 2 "" H 1700 1430 30  0000 C CNN
+F 3 "" V 1700 1500 30  0000 C CNN
+	1    1650 1450
+	0    1    1    0   
+$EndComp
+$Comp
+L resistor R2
+U 1 1 67B0157B
+P 2850 1350
+F 0 "R2" H 2900 1480 50  0000 C CNN
+F 1 "1.6k" H 2900 1300 50  0000 C CNN
+F 2 "" H 2900 1330 30  0000 C CNN
+F 3 "" V 2900 1400 30  0000 C CNN
+	1    2850 1350
+	0    1    1    0   
+$EndComp
+$Comp
+L resistor R1
+U 1 1 67B015B5
+P 3850 1300
+F 0 "R1" H 3900 1430 50  0000 C CNN
+F 1 "130" H 3900 1250 50  0000 C CNN
+F 2 "" H 3900 1280 30  0000 C CNN
+F 3 "" V 3900 1350 30  0000 C CNN
+	1    3850 1300
+	0    1    1    0   
+$EndComp
+$Comp
+L eSim_NPN Q4
+U 1 1 67B015F3
+P 1400 2800
+F 0 "Q4" H 1300 2850 50  0000 R CNN
+F 1 "eSim_NPN" H 1350 2950 50  0000 R CNN
+F 2 "" H 1600 2900 29  0000 C CNN
+F 3 "" H 1400 2800 60  0000 C CNN
+	1    1400 2800
+	0    1    1    0   
+$EndComp
+$Comp
+L eSim_NPN Q5
+U 1 1 67B0165A
+P 1900 2800
+F 0 "Q5" H 1800 2850 50  0000 R CNN
+F 1 "eSim_NPN" H 1850 2950 50  0000 R CNN
+F 2 "" H 2100 2900 29  0000 C CNN
+F 3 "" H 1900 2800 60  0000 C CNN
+	1    1900 2800
+	0    -1   1    0   
+$EndComp
+$Comp
+L eSim_NPN Q3
+U 1 1 67B017E1
+P 2850 2750
+F 0 "Q3" H 2750 2800 50  0000 R CNN
+F 1 "eSim_NPN" H 2800 2900 50  0000 R CNN
+F 2 "" H 3050 2850 29  0000 C CNN
+F 3 "" H 2850 2750 60  0000 C CNN
+	1    2850 2750
+	1    0    0    -1  
+$EndComp
+$Comp
+L resistor R8
+U 1 1 67B019B4
+P 2850 3500
+F 0 "R8" H 2900 3630 50  0000 C CNN
+F 1 "1k" H 2900 3450 50  0000 C CNN
+F 2 "" H 2900 3480 30  0000 C CNN
+F 3 "" V 2900 3550 30  0000 C CNN
+	1    2850 3500
+	0    1    1    0   
+$EndComp
+$Comp
+L eSim_NPN Q1
+U 1 1 67B01B07
+P 3400 1950
+F 0 "Q1" H 3300 2000 50  0000 R CNN
+F 1 "eSim_NPN" H 3350 2100 50  0000 R CNN
+F 2 "" H 3600 2050 29  0000 C CNN
+F 3 "" H 3400 1950 60  0000 C CNN
+	1    3400 1950
+	1    0    0    -1  
+$EndComp
+$Comp
+L eSim_Diode D3
+U 1 1 67B01D8D
+P 1000 3700
+F 0 "D3" H 1000 3800 50  0000 C CNN
+F 1 "eSim_Diode" H 1000 3600 50  0000 C CNN
+F 2 "" H 1000 3700 60  0000 C CNN
+F 3 "" H 1000 3700 60  0000 C CNN
+	1    1000 3700
+	0    -1   -1   0   
+$EndComp
+$Comp
+L eSim_Diode D2
+U 1 1 67B01EEF
+P 2100 3650
+F 0 "D2" H 2100 3750 50  0000 C CNN
+F 1 "eSim_Diode" H 2100 3550 50  0000 C CNN
+F 2 "" H 2100 3650 60  0000 C CNN
+F 3 "" H 2100 3650 60  0000 C CNN
+	1    2100 3650
+	0    -1   -1   0   
+$EndComp
+$Comp
+L eSim_NPN Q6
+U 1 1 67B01F4B
+P 3500 3150
+F 0 "Q6" H 3400 3200 50  0000 R CNN
+F 1 "eSim_NPN" H 3450 3300 50  0000 R CNN
+F 2 "" H 3700 3250 29  0000 C CNN
+F 3 "" H 3500 3150 60  0000 C CNN
+	1    3500 3150
+	1    0    0    -1  
+$EndComp
+$Comp
+L eSim_Diode D1
+U 1 1 67B01FA6
+P 3500 2500
+F 0 "D1" H 3500 2600 50  0000 C CNN
+F 1 "eSim_Diode" H 3500 2400 50  0000 C CNN
+F 2 "" H 3500 2500 60  0000 C CNN
+F 3 "" H 3500 2500 60  0000 C CNN
+	1    3500 2500
+	0    1    1    0   
+$EndComp
+$Comp
+L resistor R4
+U 1 1 67B02014
+P 4100 3150
+F 0 "R4" H 4150 3280 50  0000 C CNN
+F 1 "500" H 4150 3100 50  0000 C CNN
+F 2 "" H 4150 3130 30  0000 C CNN
+F 3 "" V 4150 3200 30  0000 C CNN
+	1    4100 3150
+	0    1    1    0   
+$EndComp
+$Comp
+L eSim_NPN Q2
+U 1 1 67B02075
+P 4550 2650
+F 0 "Q2" H 4450 2700 50  0000 R CNN
+F 1 "eSim_NPN" H 4500 2800 50  0000 R CNN
+F 2 "" H 4750 2750 29  0000 C CNN
+F 3 "" H 4550 2650 60  0000 C CNN
+	1    4550 2650
+	1    0    0    -1  
+$EndComp
+$Comp
+L GNDPWR #PWR01
+U 1 1 67B020E9
+P 4500 4500
+F 0 "#PWR01" H 4500 4300 50  0001 C CNN
+F 1 "GNDPWR" H 4500 4370 50  0000 C CNN
+F 2 "" H 4500 4450 50  0001 C CNN
+F 3 "" H 4500 4450 50  0001 C CNN
+	1    4500 4500
+	1    0    0    -1  
+$EndComp
+$Comp
+L PORT U1
+U 2 1 67B022AA
+P 5200 2400
+F 0 "U1" H 5250 2500 30  0000 C CNN
+F 1 "PORT" H 5200 2400 30  0000 C CNN
+F 2 "" H 5200 2400 60  0000 C CNN
+F 3 "" H 5200 2400 60  0000 C CNN
+	2    5200 2400
+	-1   0    0    1   
+$EndComp
+$Comp
+L PORT U1
+U 3 1 67B0239D
+P 600 2950
+F 0 "U1" H 650 3050 30  0000 C CNN
+F 1 "PORT" H 600 2950 30  0000 C CNN
+F 2 "" H 600 2950 60  0000 C CNN
+F 3 "" H 600 2950 60  0000 C CNN
+	3    600  2950
+	1    0    0    -1  
+$EndComp
+$Comp
+L PORT U1
+U 4 1 67B026E1
+P 600 3300
+F 0 "U1" H 650 3400 30  0000 C CNN
+F 1 "PORT" H 600 3300 30  0000 C CNN
+F 2 "" H 600 3300 60  0000 C CNN
+F 3 "" H 600 3300 60  0000 C CNN
+	4    600  3300
+	1    0    0    -1  
+$EndComp
+$Comp
+L resistor R7
+U 1 1 67B03BE7
+P 9650 3400
+F 0 "R7" H 9700 3530 50  0000 C CNN
+F 1 "4k" H 9700 3350 50  0000 C CNN
+F 2 "" H 9700 3380 30  0000 C CNN
+F 3 "" V 9700 3450 30  0000 C CNN
+	1    9650 3400
+	0    -1   1    0   
+$EndComp
+$Comp
+L resistor R6
+U 1 1 67B03BED
+P 8450 3300
+F 0 "R6" H 8500 3430 50  0000 C CNN
+F 1 "1.6k" H 8500 3250 50  0000 C CNN
+F 2 "" H 8500 3280 30  0000 C CNN
+F 3 "" V 8500 3350 30  0000 C CNN
+	1    8450 3300
+	0    -1   1    0   
+$EndComp
+$Comp
+L resistor R5
+U 1 1 67B03BF3
+P 7450 3250
+F 0 "R5" H 7500 3380 50  0000 C CNN
+F 1 "130" H 7500 3200 50  0000 C CNN
+F 2 "" H 7500 3230 30  0000 C CNN
+F 3 "" V 7500 3300 30  0000 C CNN
+	1    7450 3250
+	0    -1   1    0   
+$EndComp
+$Comp
+L eSim_NPN Q11
+U 1 1 67B03BF9
+P 9900 4750
+F 0 "Q11" H 9800 4800 50  0000 R CNN
+F 1 "eSim_NPN" H 9850 4900 50  0000 R CNN
+F 2 "" H 10100 4850 29  0000 C CNN
+F 3 "" H 9900 4750 60  0000 C CNN
+	1    9900 4750
+	0    -1   1    0   
+$EndComp
+$Comp
+L eSim_NPN Q10
+U 1 1 67B03BFF
+P 9400 4750
+F 0 "Q10" H 9300 4800 50  0000 R CNN
+F 1 "eSim_NPN" H 9350 4900 50  0000 R CNN
+F 2 "" H 9600 4850 29  0000 C CNN
+F 3 "" H 9400 4750 60  0000 C CNN
+	1    9400 4750
+	0    1    1    0   
+$EndComp
+$Comp
+L eSim_NPN Q9
+U 1 1 67B03C05
+P 8450 4700
+F 0 "Q9" H 8350 4750 50  0000 R CNN
+F 1 "eSim_NPN" H 8400 4850 50  0000 R CNN
+F 2 "" H 8650 4800 29  0000 C CNN
+F 3 "" H 8450 4700 60  0000 C CNN
+	1    8450 4700
+	-1   0    0    -1  
+$EndComp
+$Comp
+L resistor R10
+U 1 1 67B03C0B
+P 8450 5450
+F 0 "R10" H 8500 5580 50  0000 C CNN
+F 1 "1k" H 8500 5400 50  0000 C CNN
+F 2 "" H 8500 5430 30  0000 C CNN
+F 3 "" V 8500 5500 30  0000 C CNN
+	1    8450 5450
+	0    -1   1    0   
+$EndComp
+$Comp
+L eSim_NPN Q7
+U 1 1 67B03C11
+P 7900 3900
+F 0 "Q7" H 7800 3950 50  0000 R CNN
+F 1 "eSim_NPN" H 7850 4050 50  0000 R CNN
+F 2 "" H 8100 4000 29  0000 C CNN
+F 3 "" H 7900 3900 60  0000 C CNN
+	1    7900 3900
+	-1   0    0    -1  
+$EndComp
+$Comp
+L eSim_Diode D6
+U 1 1 67B03C17
+P 10300 5650
+F 0 "D6" H 10300 5750 50  0000 C CNN
+F 1 "eSim_Diode" H 10300 5550 50  0000 C CNN
+F 2 "" H 10300 5650 60  0000 C CNN
+F 3 "" H 10300 5650 60  0000 C CNN
+	1    10300 5650
+	0    1    -1   0   
+$EndComp
+$Comp
+L eSim_Diode D5
+U 1 1 67B03C1D
+P 9200 5600
+F 0 "D5" H 9200 5700 50  0000 C CNN
+F 1 "eSim_Diode" H 9200 5500 50  0000 C CNN
+F 2 "" H 9200 5600 60  0000 C CNN
+F 3 "" H 9200 5600 60  0000 C CNN
+	1    9200 5600
+	0    1    -1   0   
+$EndComp
+$Comp
+L eSim_NPN Q12
+U 1 1 67B03C23
+P 7800 5100
+F 0 "Q12" H 7700 5150 50  0000 R CNN
+F 1 "eSim_NPN" H 7750 5250 50  0000 R CNN
+F 2 "" H 8000 5200 29  0000 C CNN
+F 3 "" H 7800 5100 60  0000 C CNN
+	1    7800 5100
+	-1   0    0    -1  
+$EndComp
+$Comp
+L eSim_Diode D4
+U 1 1 67B03C29
+P 7800 4450
+F 0 "D4" H 7800 4550 50  0000 C CNN
+F 1 "eSim_Diode" H 7800 4350 50  0000 C CNN
+F 2 "" H 7800 4450 60  0000 C CNN
+F 3 "" H 7800 4450 60  0000 C CNN
+	1    7800 4450
+	0    -1   1    0   
+$EndComp
+$Comp
+L resistor R9
+U 1 1 67B03C2F
+P 7200 5100
+F 0 "R9" H 7250 5230 50  0000 C CNN
+F 1 "500" H 7250 5050 50  0000 C CNN
+F 2 "" H 7250 5080 30  0000 C CNN
+F 3 "" V 7250 5150 30  0000 C CNN
+	1    7200 5100
+	0    -1   1    0   
+$EndComp
+$Comp
+L eSim_NPN Q8
+U 1 1 67B03C35
+P 6750 4600
+F 0 "Q8" H 6650 4650 50  0000 R CNN
+F 1 "eSim_NPN" H 6700 4750 50  0000 R CNN
+F 2 "" H 6950 4700 29  0000 C CNN
+F 3 "" H 6750 4600 60  0000 C CNN
+	1    6750 4600
+	-1   0    0    -1  
+$EndComp
+$Comp
+L GNDPWR #PWR02
+U 1 1 67B03C3B
+P 6800 6400
+F 0 "#PWR02" H 6800 6200 50  0001 C CNN
+F 1 "GNDPWR" H 6800 6270 50  0000 C CNN
+F 2 "" H 6800 6350 50  0001 C CNN
+F 3 "" H 6800 6350 50  0001 C CNN
+	1    6800 6400
+	-1   0    0    -1  
+$EndComp
+$Comp
+L PORT U1
+U 5 1 67B03C41
+P 6100 4350
+F 0 "U1" H 6150 4450 30  0000 C CNN
+F 1 "PORT" H 6100 4350 30  0000 C CNN
+F 2 "" H 6100 4350 60  0000 C CNN
+F 3 "" H 6100 4350 60  0000 C CNN
+	5    6100 4350
+	1    0    0    1   
+$EndComp
+$Comp
+L PORT U1
+U 6 1 67B03C47
+P 10700 4900
+F 0 "U1" H 10750 5000 30  0000 C CNN
+F 1 "PORT" H 10700 4900 30  0000 C CNN
+F 2 "" H 10700 4900 60  0000 C CNN
+F 3 "" H 10700 4900 60  0000 C CNN
+	6    10700 4900
+	-1   0    0    -1  
+$EndComp
+$Comp
+L PORT U1
+U 7 1 67B03C4D
+P 10700 5250
+F 0 "U1" H 10750 5350 30  0000 C CNN
+F 1 "PORT" H 10700 5250 30  0000 C CNN
+F 2 "" H 10700 5250 60  0000 C CNN
+F 3 "" H 10700 5250 60  0000 C CNN
+	7    10700 5250
+	-1   0    0    -1  
+$EndComp
+$Comp
+L PORT U1
+U 1 1 67B04090
+P 8700 1450
+F 0 "U1" H 8750 1550 30  0000 C CNN
+F 1 "PORT" H 8700 1450 30  0000 C CNN
+F 2 "" H 8700 1450 60  0000 C CNN
+F 3 "" H 8700 1450 60  0000 C CNN
+	1    8700 1450
+	-1   0    0    1   
+$EndComp
+$Comp
+L PORT U1
+U 8 1 67B0436C
+P 5400 4850
+F 0 "U1" H 5450 4950 30  0000 C CNN
+F 1 "PORT" H 5400 4850 30  0000 C CNN
+F 2 "" H 5400 4850 60  0000 C CNN
+F 3 "" H 5400 4850 60  0000 C CNN
+	8    5400 4850
+	-1   0    0    1   
+$EndComp
+Wire Wire Line
+	1600 2900 1700 2900
+Wire Wire Line
+	1400 2600 1900 2600
+Wire Wire Line
+	2950 2950 2950 3400
+Wire Wire Line
+	2950 3400 2900 3400
+Wire Wire Line
+	2950 1550 2950 2550
+Wire Wire Line
+	2950 1550 2900 1550
+Wire Wire Line
+	2950 1950 3200 1950
+Connection ~ 2950 1950
+Wire Wire Line
+	3500 1750 3900 1750
+Wire Wire Line
+	3900 1750 3900 1500
+Wire Wire Line
+	2900 1250 2900 1050
+Wire Wire Line
+	1700 1050 6500 1050
+Wire Wire Line
+	3900 1050 3900 1200
+Wire Wire Line
+	1700 1050 1700 1350
+Connection ~ 2900 1050
+Wire Wire Line
+	850  3300 2100 3300
+Wire Wire Line
+	2100 2900 2100 3500
+Connection ~ 2100 3300
+Wire Wire Line
+	1000 3550 1000 2950
+Connection ~ 1000 2950
+Wire Wire Line
+	1700 1650 1700 2600
+Connection ~ 1700 2600
+Wire Wire Line
+	1200 2950 1200 2900
+Wire Wire Line
+	850  2950 1200 2950
+Wire Wire Line
+	1650 2900 1650 3100
+Wire Wire Line
+	1650 3100 2650 3100
+Wire Wire Line
+	2650 3100 2650 2750
+Connection ~ 1650 2900
+Wire Wire Line
+	3500 2150 3500 2350
+Wire Wire Line
+	3500 2650 4350 2650
+Wire Wire Line
+	3600 2650 3600 2950
+Wire Wire Line
+	3300 3150 2950 3150
+Connection ~ 2950 3150
+Connection ~ 3600 2650
+Wire Wire Line
+	4150 2650 4150 3050
+Connection ~ 4150 2650
+Wire Wire Line
+	4650 2450 4950 2450
+Wire Wire Line
+	4950 2450 4950 2400
+Wire Wire Line
+	4650 4100 4650 2850
+Wire Wire Line
+	1000 4100 4950 4100
+Wire Wire Line
+	4150 3350 4150 4100
+Connection ~ 4650 4100
+Wire Wire Line
+	3600 3350 3600 4100
+Connection ~ 4150 4100
+Wire Wire Line
+	2900 3700 2900 4100
+Connection ~ 3600 4100
+Wire Wire Line
+	2100 3800 2100 4100
+Connection ~ 2900 4100
+Wire Wire Line
+	1000 3850 1000 4100
+Connection ~ 2100 4100
+Connection ~ 3900 1050
+Wire Wire Line
+	9600 4850 9700 4850
+Wire Wire Line
+	9400 4550 9900 4550
+Wire Wire Line
+	8350 4900 8350 5350
+Wire Wire Line
+	8350 5350 8400 5350
+Wire Wire Line
+	8350 3500 8350 4500
+Wire Wire Line
+	8350 3500 8400 3500
+Wire Wire Line
+	8350 3900 8100 3900
+Connection ~ 8350 3900
+Wire Wire Line
+	7800 3700 7400 3700
+Wire Wire Line
+	7400 3700 7400 3450
+Wire Wire Line
+	8400 3200 8400 3000
+Wire Wire Line
+	6150 3000 9600 3000
+Wire Wire Line
+	7400 3000 7400 3150
+Wire Wire Line
+	9600 3000 9600 3300
+Connection ~ 8400 3000
+Wire Wire Line
+	10450 5250 9200 5250
+Wire Wire Line
+	9200 4850 9200 5450
+Connection ~ 9200 5250
+Wire Wire Line
+	10300 5500 10300 4900
+Connection ~ 10300 4900
+Wire Wire Line
+	9600 3600 9600 4550
+Connection ~ 9600 4550
+Wire Wire Line
+	10100 4900 10100 4850
+Wire Wire Line
+	10100 4900 10450 4900
+Wire Wire Line
+	9650 4850 9650 5050
+Wire Wire Line
+	9650 5050 8650 5050
+Wire Wire Line
+	8650 5050 8650 4700
+Connection ~ 9650 4850
+Wire Wire Line
+	7800 4100 7800 4300
+Wire Wire Line
+	6950 4600 7800 4600
+Wire Wire Line
+	7700 4600 7700 4900
+Wire Wire Line
+	8000 5100 8350 5100
+Connection ~ 8350 5100
+Connection ~ 7700 4600
+Wire Wire Line
+	7150 4600 7150 5000
+Connection ~ 7150 4600
+Wire Wire Line
+	6650 4400 6350 4400
+Wire Wire Line
+	6350 4400 6350 4350
+Wire Wire Line
+	6650 4800 6650 6050
+Wire Wire Line
+	4950 6050 10300 6050
+Wire Wire Line
+	7150 5300 7150 6050
+Connection ~ 6650 6050
+Wire Wire Line
+	6800 6050 6800 6400
+Wire Wire Line
+	7700 5300 7700 6050
+Connection ~ 7150 6050
+Wire Wire Line
+	8400 5650 8400 6050
+Connection ~ 7700 6050
+Wire Wire Line
+	9200 5750 9200 6050
+Connection ~ 8400 6050
+Wire Wire Line
+	10300 6050 10300 5800
+Connection ~ 9200 6050
+Connection ~ 7400 3000
+Wire Wire Line
+	7650 1450 8450 1450
+Wire Wire Line
+	6500 1050 6500 1300
+Wire Wire Line
+	4950 4850 5150 4850
+Wire Wire Line
+	4500 4500 4500 4100
+Connection ~ 4500 4100
+Connection ~ 6800 6050
+Text GLabel 7650 1450 0    60   Input ~ 0
+vcc
+Text GLabel 6500 1300 3    60   Input ~ 0
+vcc
+Text GLabel 6150 3000 0    60   Input ~ 0
+vcc
+Text GLabel 4950 4100 2    60   Input ~ 0
+gnd1
+Text GLabel 4950 4850 0    60   Input ~ 0
+gnd1
+Text GLabel 4950 6050 0    60   Input ~ 0
+gnd1
+$EndSCHEMATC
diff --git a/library/SubcircuitLibrary/SN55461/sn55461.sub b/library/SubcircuitLibrary/SN55461/sn55461.sub
new file mode 100644
index 00000000..f2e3d568
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/sn55461.sub
@@ -0,0 +1,36 @@
+* Subcircuit sn55461
+.subckt sn55461 vcc net-_q2-pad1_ net-_d3-pad2_ net-_d2-pad2_ net-_q8-pad1_ net-_d6-pad2_ net-_d5-pad2_ gnd1 
+* d:\fossee\esim\library\subcircuitlibrary\sn55461\sn55461.cir
+.include NPN.lib
+.include D.lib
+r3  vcc net-_q4-pad2_ 4k
+r2  vcc net-_q1-pad2_ 1.6k
+r1  vcc net-_q1-pad1_ 130
+q4 net-_q3-pad2_ net-_q4-pad2_ net-_d3-pad2_ Q2N2222
+q5 net-_q3-pad2_ net-_q4-pad2_ net-_d2-pad2_ Q2N2222
+q3 net-_q1-pad2_ net-_q3-pad2_ net-_q3-pad3_ Q2N2222
+r8  net-_q3-pad3_ gnd1 1k
+q1 net-_q1-pad1_ net-_q1-pad2_ net-_d1-pad1_ Q2N2222
+d3 gnd1 net-_d3-pad2_ 1N4148
+d2 gnd1 net-_d2-pad2_ 1N4148
+q6 net-_d1-pad2_ net-_q3-pad3_ gnd1 Q2N2222
+d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148
+r4  net-_d1-pad2_ gnd1 500
+q2 net-_q2-pad1_ net-_d1-pad2_ gnd1 Q2N2222
+r7  vcc net-_q10-pad2_ 4k
+r6  vcc net-_q7-pad2_ 1.6k
+r5  vcc net-_q7-pad1_ 130
+q11 net-_q10-pad1_ net-_q10-pad2_ net-_d6-pad2_ Q2N2222
+q10 net-_q10-pad1_ net-_q10-pad2_ net-_d5-pad2_ Q2N2222
+q9 net-_q7-pad2_ net-_q10-pad1_ net-_q12-pad2_ Q2N2222
+r10  net-_q12-pad2_ gnd1 1k
+q7 net-_q7-pad1_ net-_q7-pad2_ net-_d4-pad1_ Q2N2222
+d6 gnd1 net-_d6-pad2_ 1N4148
+d5 gnd1 net-_d5-pad2_ 1N4148
+q12 net-_d4-pad2_ net-_q12-pad2_ gnd1 Q2N2222
+d4 net-_d4-pad1_ net-_d4-pad2_ 1N4148
+r9  net-_d4-pad2_ gnd1 500
+q8 net-_q8-pad1_ net-_d4-pad2_ gnd1 Q2N2222
+* Control Statements
+
+.ends sn55461
\ No newline at end of file
diff --git a/library/SubcircuitLibrary/SN55461/sn55461_Previous_Values.xml b/library/SubcircuitLibrary/SN55461/sn55461_Previous_Values.xml
new file mode 100644
index 00000000..134af591
--- /dev/null
+++ b/library/SubcircuitLibrary/SN55461/sn55461_Previous_Values.xml
@@ -0,0 +1 @@
+<KicadtoNgspice><source /><model /><devicemodel><q4><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q4><q5><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q5><q3><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q3><q1><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q1><d3><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d3><d2><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d2><q6><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q6><d1><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d1><q2><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q2><q11><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q11><q10><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q10><q9><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q9><q7><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q7><d6><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d6><d5><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d5><q12><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q12><d4><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d4><q8><field>D:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q8></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file
-- 
cgit