From 3aa3c9f7f6b7e30c89dc8a83515044bb74854064 Mon Sep 17 00:00:00 2001 From: saurabhb17 Date: Wed, 18 Mar 2020 18:27:02 +0530 Subject: fixes in Analysis of Digital ICs directory --- .../4023_test/3_and-cache.lib | 61 +++ .../4023_test/3_and-cache.lib~HEAD | 61 --- .../3_and-cache.lib~fellowship2019-python3 | 61 --- .../Analysis_Of_Digital_IC/4023_test/3_and.cir | 13 + .../Analysis_Of_Digital_IC/4023_test/3_and.cir.out | 20 + .../4023_test/3_and.cir.out~HEAD | 20 - .../4023_test/3_and.cir.out~fellowship2019-python3 | 20 - .../4023_test/3_and.cir~HEAD | 13 - .../4023_test/3_and.cir~fellowship2019-python3 | 13 - .../Analysis_Of_Digital_IC/4023_test/3_and.pro | 44 ++ .../4023_test/3_and.pro~HEAD | 44 -- .../4023_test/3_and.pro~fellowship2019-python3 | 58 --- .../Analysis_Of_Digital_IC/4023_test/3_and.sch | 130 +++++ .../4023_test/3_and.sch~HEAD | 130 ----- .../4023_test/3_and.sch~fellowship2019-python3 | 121 ----- .../Analysis_Of_Digital_IC/4023_test/3_and.sub | 14 + .../4023_test/3_and.sub~HEAD | 14 - .../4023_test/3_and.sub~fellowship2019-python3 | 14 - .../4023_test/3_and_Previous_Values.xml | 1 + .../4023_test/3_and_Previous_Values.xml~HEAD | 1 - ..._and_Previous_Values.xml~fellowship2019-python3 | 1 - .../4023_test/4023_test-cache.lib | 125 ----- .../Analysis_Of_Digital_IC/4023_test/4023_test.pro | 56 +- .../Analysis_Of_Digital_IC/4023_test/4023_test.sch | 578 --------------------- 24 files changed, 287 insertions(+), 1326 deletions(-) create mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib~HEAD delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib~fellowship2019-python3 create mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir create mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out~HEAD delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out~fellowship2019-python3 delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir~HEAD delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir~fellowship2019-python3 create mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro~HEAD delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro~fellowship2019-python3 create mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch~HEAD delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch~fellowship2019-python3 create mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub~HEAD delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub~fellowship2019-python3 create mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml~HEAD delete mode 100644 Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml~fellowship2019-python3 (limited to 'Examples/Analysis_Of_Digital_IC/4023_test') diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib b/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib new file mode 100644 index 00000000..0a3ccf7f --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib @@ -0,0 +1,61 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +#End Library diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib~HEAD b/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib~HEAD deleted file mode 100644 index 0a3ccf7f..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib~HEAD +++ /dev/null @@ -1,61 +0,0 @@ -EESchema-LIBRARY Version 2.3 -#encoding utf-8 -# -# PORT -# -DEF PORT U 0 40 Y Y 26 F N -F0 "U" 50 100 30 H V C CNN -F1 "PORT" 0 0 30 H V C CNN -F2 "" 0 0 60 H V C CNN -F3 "" 0 0 60 H V C CNN -DRAW -A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 -A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 -S -100 50 100 -50 0 1 0 N -X ~ 1 250 0 100 L 30 30 1 1 B -X ~ 2 250 0 100 L 30 30 2 1 B -X ~ 3 250 0 100 L 30 30 3 1 B -X ~ 4 250 0 100 L 30 30 4 1 B -X ~ 5 250 0 100 L 30 30 5 1 B -X ~ 6 250 0 100 L 30 30 6 1 B -X ~ 7 250 0 100 L 30 30 7 1 B -X ~ 8 250 0 100 L 30 30 8 1 B -X ~ 9 250 0 100 L 30 30 9 1 B -X ~ 10 250 0 100 L 30 30 10 1 B -X ~ 11 250 0 100 L 30 30 11 1 B -X ~ 12 250 0 100 L 30 30 12 1 B -X ~ 13 250 0 100 L 30 30 13 1 B -X ~ 14 250 0 100 L 30 30 14 1 B -X ~ 15 250 0 100 L 30 30 15 1 B -X ~ 16 250 0 100 L 30 30 16 1 B -X ~ 17 250 0 100 L 30 30 17 1 B -X ~ 18 250 0 100 L 30 30 18 1 B -X ~ 19 250 0 100 L 30 30 19 1 B -X ~ 20 250 0 100 L 30 30 20 1 B -X ~ 21 250 0 100 L 30 30 21 1 B -X ~ 22 250 0 100 L 30 30 22 1 B -X ~ 23 250 0 100 L 30 30 23 1 B -X ~ 24 250 0 100 L 30 30 24 1 B -X ~ 25 250 0 100 L 30 30 25 1 B -X ~ 26 250 0 100 L 30 30 26 1 B -ENDDRAW -ENDDEF -# -# d_and -# -DEF d_and U 0 40 Y Y 1 F N -F0 "U" 0 0 60 H V C CNN -F1 "d_and" 50 100 60 H V C CNN -F2 "" 0 0 60 H V C CNN -F3 "" 0 0 60 H V C CNN -DRAW -A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 -A 150 49 100 6 900 0 1 0 N 250 50 150 150 -P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N -X IN1 1 -450 100 200 R 50 50 1 1 I -X IN2 2 -450 0 200 R 50 50 1 1 I -X OUT 3 450 50 200 L 50 50 1 1 O -ENDDRAW -ENDDEF -# -#End Library diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib~fellowship2019-python3 b/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib~fellowship2019-python3 deleted file mode 100644 index af058641..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib~fellowship2019-python3 +++ /dev/null @@ -1,61 +0,0 @@ -EESchema-LIBRARY Version 2.3 -#encoding utf-8 -# -# PORT -# -DEF PORT U 0 40 Y Y 26 F N -F0 "U" 50 100 30 H V C CNN -F1 "PORT" 0 0 30 H V C CNN -F2 "" 0 0 60 H V C CNN -F3 "" 0 0 60 H V C CNN -DRAW -A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 -A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 -S -100 50 100 -50 0 1 0 N -X ~ 1 250 0 100 L 30 30 1 1 B -X ~ 2 250 0 100 L 30 30 2 1 B -X ~ 3 250 0 100 L 30 30 3 1 B -X ~ 4 250 0 100 L 30 30 4 1 B -X ~ 5 250 0 100 L 30 30 5 1 B -X ~ 6 250 0 100 L 30 30 6 1 B -X ~ 7 250 0 100 L 30 30 7 1 B -X ~ 8 250 0 100 L 30 30 8 1 B -X ~ 9 250 0 100 L 30 30 9 1 B -X ~ 10 250 0 100 L 30 30 10 1 B -X ~ 11 250 0 100 L 30 30 11 1 B -X ~ 12 250 0 100 L 30 30 12 1 B -X ~ 13 250 0 100 L 30 30 13 1 B -X ~ 14 250 0 100 L 30 30 14 1 B -X ~ 15 250 0 100 L 30 30 15 1 B -X ~ 16 250 0 100 L 30 30 16 1 B -X ~ 17 250 0 100 L 30 30 17 1 B -X ~ 18 250 0 100 L 30 30 18 1 B -X ~ 19 250 0 100 L 30 30 19 1 B -X ~ 20 250 0 100 L 30 30 20 1 B -X ~ 21 250 0 100 L 30 30 21 1 B -X ~ 22 250 0 100 L 30 30 22 1 B -X ~ 23 250 0 100 L 30 30 23 1 B -X ~ 24 250 0 100 L 30 30 24 1 B -X ~ 25 250 0 100 L 30 30 25 1 B -X ~ 26 250 0 100 L 30 30 26 1 B -ENDDRAW -ENDDEF -# -# d_and -# -DEF d_and U 0 40 Y Y 1 F N -F0 "U" 0 0 60 H V C CNN -F1 "d_and" 50 100 60 H V C CNN -F2 "" 0 0 60 H V C CNN -F3 "" 0 0 60 H V C CNN -DRAW -A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 -A 150 49 100 6 900 0 1 0 N 250 50 150 150 -P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N -X IN1 1 -450 100 200 R 50 50 1 1 I -X IN2 2 -450 0 200 R 50 50 1 1 I -X OUT 3 450 50 200 L 50 50 1 1 O -ENDDRAW -ENDDEF -# -#End Library diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir new file mode 100644 index 00000000..15f8954d --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir @@ -0,0 +1,13 @@ +* C:\Users\malli\eSim\src\SubcircuitLibrary\3_and\3_and.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 03/26/19 18:42:57 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U2 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U2-Pad3_ d_and +U3 Net-_U2-Pad3_ Net-_U1-Pad3_ Net-_U1-Pad4_ d_and +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ PORT + +.end diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out new file mode 100644 index 00000000..e3c96645 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out @@ -0,0 +1,20 @@ +* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir + +* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and +* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ port +a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2 +a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3 +* Schematic Name: d_and, NgSpice Name: d_and +.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out~HEAD b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out~HEAD deleted file mode 100644 index e3c96645..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out~HEAD +++ /dev/null @@ -1,20 +0,0 @@ -* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir - -* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and -* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and -* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ port -a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2 -a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3 -* Schematic Name: d_and, NgSpice Name: d_and -.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) -* Schematic Name: d_and, NgSpice Name: d_and -.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) -.tran 0e-00 0e-00 0e-00 - -* Control Statements -.control -run -print allv > plot_data_v.txt -print alli > plot_data_i.txt -.endc -.end diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out~fellowship2019-python3 b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out~fellowship2019-python3 deleted file mode 100644 index d7cf79a0..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out~fellowship2019-python3 +++ /dev/null @@ -1,20 +0,0 @@ -* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir - -* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and -* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and -* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ port -a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2 -a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3 -* Schematic Name: d_and, NgSpice Name: d_and -.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) -* Schematic Name: d_and, NgSpice Name: d_and -.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) -.tran 0e-00 0e-00 0e-00 - -* Control Statements -.control -run -print allv > plot_data_v.txt -print alli > plot_data_i.txt -.endc -.end diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir~HEAD b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir~HEAD deleted file mode 100644 index 15f8954d..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir~HEAD +++ /dev/null @@ -1,13 +0,0 @@ -* C:\Users\malli\eSim\src\SubcircuitLibrary\3_and\3_and.cir - -* EESchema Netlist Version 1.1 (Spice format) creation date: 03/26/19 18:42:57 - -* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N -* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 - -* Sheet Name: / -U2 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U2-Pad3_ d_and -U3 Net-_U2-Pad3_ Net-_U1-Pad3_ Net-_U1-Pad4_ d_and -U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ PORT - -.end diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir~fellowship2019-python3 b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir~fellowship2019-python3 deleted file mode 100644 index ba296cf0..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir~fellowship2019-python3 +++ /dev/null @@ -1,13 +0,0 @@ -* C:\Users\malli\eSim\src\SubcircuitLibrary\3_and\3_and.cir - -* EESchema Netlist Version 1.1 (Spice format) creation date: 03/26/19 18:42:57 - -* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N -* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 - -* Sheet Name: / -U2 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U2-Pad3_ d_and -U3 Net-_U2-Pad3_ Net-_U1-Pad3_ Net-_U1-Pad4_ d_and -U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ PORT - -.end diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro new file mode 100644 index 00000000..0fdf4d25 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro @@ -0,0 +1,44 @@ +update=05/31/19 15:26:09 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir=../../../kicadSchematicLibrary +[eeschema/libraries] +LibName1=eSim_Analog +LibName2=eSim_Devices +LibName3=eSim_Digital +LibName4=eSim_Hybrid +LibName5=eSim_Miscellaneous +LibName6=eSim_Plot +LibName7=eSim_Power +LibName8=eSim_PSpice +LibName9=eSim_Sources +LibName10=eSim_Subckt +LibName11=eSim_User diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro~HEAD b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro~HEAD deleted file mode 100644 index 0fdf4d25..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro~HEAD +++ /dev/null @@ -1,44 +0,0 @@ -update=05/31/19 15:26:09 -version=1 -last_client=eeschema -[general] -version=1 -RootSch= -BoardNm= -[pcbnew] -version=1 -LastNetListRead= -UseCmpFile=1 -PadDrill=0.600000000000 -PadDrillOvalY=0.600000000000 -PadSizeH=1.500000000000 -PadSizeV=1.500000000000 -PcbTextSizeV=1.500000000000 -PcbTextSizeH=1.500000000000 -PcbTextThickness=0.300000000000 -ModuleTextSizeV=1.000000000000 -ModuleTextSizeH=1.000000000000 -ModuleTextSizeThickness=0.150000000000 -SolderMaskClearance=0.000000000000 -SolderMaskMinWidth=0.000000000000 -DrawSegmentWidth=0.200000000000 -BoardOutlineThickness=0.100000000000 -ModuleOutlineThickness=0.150000000000 -[cvpcb] -version=1 -NetIExt=net -[eeschema] -version=1 -LibDir=../../../kicadSchematicLibrary -[eeschema/libraries] -LibName1=eSim_Analog -LibName2=eSim_Devices -LibName3=eSim_Digital -LibName4=eSim_Hybrid -LibName5=eSim_Miscellaneous -LibName6=eSim_Plot -LibName7=eSim_Power -LibName8=eSim_PSpice -LibName9=eSim_Sources -LibName10=eSim_Subckt -LibName11=eSim_User diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro~fellowship2019-python3 b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro~fellowship2019-python3 deleted file mode 100644 index 2c9ac554..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro~fellowship2019-python3 +++ /dev/null @@ -1,58 +0,0 @@ -update=03/26/19 18:40:23 -version=1 -last_client=eeschema -[general] -version=1 -RootSch= -BoardNm= -[pcbnew] -version=1 -LastNetListRead= -UseCmpFile=1 -PadDrill=0.600000000000 -PadDrillOvalY=0.600000000000 -PadSizeH=1.500000000000 -PadSizeV=1.500000000000 -PcbTextSizeV=1.500000000000 -PcbTextSizeH=1.500000000000 -PcbTextThickness=0.300000000000 -ModuleTextSizeV=1.000000000000 -ModuleTextSizeH=1.000000000000 -ModuleTextSizeThickness=0.150000000000 -SolderMaskClearance=0.000000000000 -SolderMaskMinWidth=0.000000000000 -DrawSegmentWidth=0.200000000000 -BoardOutlineThickness=0.100000000000 -ModuleOutlineThickness=0.150000000000 -[cvpcb] -version=1 -NetIExt=net -[eeschema] -version=1 -LibDir= -[eeschema/libraries] -LibName1=power -LibName2=texas -LibName3=intel -LibName4=audio -LibName5=interface -LibName6=digital-audio -LibName7=philips -LibName8=display -LibName9=cypress -LibName10=siliconi -LibName11=opto -LibName12=atmel -LibName13=contrib -LibName14=valves -LibName15=eSim_Analog -LibName16=eSim_Devices -LibName17=eSim_Digital -LibName18=eSim_Hybrid -LibName19=eSim_Miscellaneous -LibName20=eSim_Plot -LibName21=eSim_Power -LibName22=eSim_PSpice -LibName23=eSim_Sources -LibName24=eSim_Subckt -LibName25=eSim_User diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch new file mode 100644 index 00000000..c853bf49 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch @@ -0,0 +1,130 @@ +EESchema Schematic File Version 2 +LIBS:power +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:valves +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Plot +LIBS:eSim_Power +LIBS:eSim_PSpice +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_User +LIBS:3_and-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_and U2 +U 1 1 5C9A24D8 +P 4250 2700 +F 0 "U2" H 4250 2700 60 0000 C CNN +F 1 "d_and" H 4300 2800 60 0000 C CNN +F 2 "" H 4250 2700 60 0000 C CNN +F 3 "" H 4250 2700 60 0000 C CNN + 1 4250 2700 + 1 0 0 -1 +$EndComp +$Comp +L d_and U3 +U 1 1 5C9A2538 +P 5150 2900 +F 0 "U3" H 5150 2900 60 0000 C CNN +F 1 "d_and" H 5200 3000 60 0000 C CNN +F 2 "" H 5150 2900 60 0000 C CNN +F 3 "" H 5150 2900 60 0000 C CNN + 1 5150 2900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 1 1 5C9A259A +P 3050 2600 +F 0 "U1" H 3100 2700 30 0000 C CNN +F 1 "PORT" H 3050 2600 30 0000 C CNN +F 2 "" H 3050 2600 60 0000 C CNN +F 3 "" H 3050 2600 60 0000 C CNN + 1 3050 2600 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 5C9A25D9 +P 3050 2800 +F 0 "U1" H 3100 2900 30 0000 C CNN +F 1 "PORT" H 3050 2800 30 0000 C CNN +F 2 "" H 3050 2800 60 0000 C CNN +F 3 "" H 3050 2800 60 0000 C CNN + 2 3050 2800 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 5C9A260A +P 3050 3100 +F 0 "U1" H 3100 3200 30 0000 C CNN +F 1 "PORT" H 3050 3100 30 0000 C CNN +F 2 "" H 3050 3100 60 0000 C CNN +F 3 "" H 3050 3100 60 0000 C CNN + 3 3050 3100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 5C9A2637 +P 6900 2850 +F 0 "U1" H 6950 2950 30 0000 C CNN +F 1 "PORT" H 6900 2850 30 0000 C CNN +F 2 "" H 6900 2850 60 0000 C CNN +F 3 "" H 6900 2850 60 0000 C CNN + 4 6900 2850 + -1 0 0 1 +$EndComp +Wire Wire Line + 4700 2650 4700 2800 +Wire Wire Line + 5600 2850 6650 2850 +Wire Wire Line + 3800 2600 3300 2600 +Wire Wire Line + 3800 2700 3300 2700 +Wire Wire Line + 3300 2700 3300 2800 +Wire Wire Line + 3300 3100 4700 3100 +Wire Wire Line + 4700 3100 4700 2900 +Text Notes 3500 2600 0 60 ~ 12 +in1 +Text Notes 3450 2800 0 60 ~ 12 +in2\n +Text Notes 3500 3100 0 60 ~ 12 +in3 +Text Notes 6100 2850 0 60 ~ 12 +out +$EndSCHEMATC diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch~HEAD b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch~HEAD deleted file mode 100644 index c853bf49..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch~HEAD +++ /dev/null @@ -1,130 +0,0 @@ -EESchema Schematic File Version 2 -LIBS:power -LIBS:texas -LIBS:intel -LIBS:audio -LIBS:interface -LIBS:digital-audio -LIBS:philips -LIBS:display -LIBS:cypress -LIBS:siliconi -LIBS:opto -LIBS:atmel -LIBS:contrib -LIBS:valves -LIBS:eSim_Analog -LIBS:eSim_Devices -LIBS:eSim_Digital -LIBS:eSim_Hybrid -LIBS:eSim_Miscellaneous -LIBS:eSim_Plot -LIBS:eSim_Power -LIBS:eSim_PSpice -LIBS:eSim_Sources -LIBS:eSim_Subckt -LIBS:eSim_User -LIBS:3_and-cache -EELAYER 25 0 -EELAYER END -$Descr A4 11693 8268 -encoding utf-8 -Sheet 1 1 -Title "" -Date "" -Rev "" -Comp "" -Comment1 "" -Comment2 "" -Comment3 "" -Comment4 "" -$EndDescr -$Comp -L d_and U2 -U 1 1 5C9A24D8 -P 4250 2700 -F 0 "U2" H 4250 2700 60 0000 C CNN -F 1 "d_and" H 4300 2800 60 0000 C CNN -F 2 "" H 4250 2700 60 0000 C CNN -F 3 "" H 4250 2700 60 0000 C CNN - 1 4250 2700 - 1 0 0 -1 -$EndComp -$Comp -L d_and U3 -U 1 1 5C9A2538 -P 5150 2900 -F 0 "U3" H 5150 2900 60 0000 C CNN -F 1 "d_and" H 5200 3000 60 0000 C CNN -F 2 "" H 5150 2900 60 0000 C CNN -F 3 "" H 5150 2900 60 0000 C CNN - 1 5150 2900 - 1 0 0 -1 -$EndComp -$Comp -L PORT U1 -U 1 1 5C9A259A -P 3050 2600 -F 0 "U1" H 3100 2700 30 0000 C CNN -F 1 "PORT" H 3050 2600 30 0000 C CNN -F 2 "" H 3050 2600 60 0000 C CNN -F 3 "" H 3050 2600 60 0000 C CNN - 1 3050 2600 - 1 0 0 -1 -$EndComp -$Comp -L PORT U1 -U 2 1 5C9A25D9 -P 3050 2800 -F 0 "U1" H 3100 2900 30 0000 C CNN -F 1 "PORT" H 3050 2800 30 0000 C CNN -F 2 "" H 3050 2800 60 0000 C CNN -F 3 "" H 3050 2800 60 0000 C CNN - 2 3050 2800 - 1 0 0 -1 -$EndComp -$Comp -L PORT U1 -U 3 1 5C9A260A -P 3050 3100 -F 0 "U1" H 3100 3200 30 0000 C CNN -F 1 "PORT" H 3050 3100 30 0000 C CNN -F 2 "" H 3050 3100 60 0000 C CNN -F 3 "" H 3050 3100 60 0000 C CNN - 3 3050 3100 - 1 0 0 -1 -$EndComp -$Comp -L PORT U1 -U 4 1 5C9A2637 -P 6900 2850 -F 0 "U1" H 6950 2950 30 0000 C CNN -F 1 "PORT" H 6900 2850 30 0000 C CNN -F 2 "" H 6900 2850 60 0000 C CNN -F 3 "" H 6900 2850 60 0000 C CNN - 4 6900 2850 - -1 0 0 1 -$EndComp -Wire Wire Line - 4700 2650 4700 2800 -Wire Wire Line - 5600 2850 6650 2850 -Wire Wire Line - 3800 2600 3300 2600 -Wire Wire Line - 3800 2700 3300 2700 -Wire Wire Line - 3300 2700 3300 2800 -Wire Wire Line - 3300 3100 4700 3100 -Wire Wire Line - 4700 3100 4700 2900 -Text Notes 3500 2600 0 60 ~ 12 -in1 -Text Notes 3450 2800 0 60 ~ 12 -in2\n -Text Notes 3500 3100 0 60 ~ 12 -in3 -Text Notes 6100 2850 0 60 ~ 12 -out -$EndSCHEMATC diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch~fellowship2019-python3 b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch~fellowship2019-python3 deleted file mode 100644 index 86be0215..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch~fellowship2019-python3 +++ /dev/null @@ -1,121 +0,0 @@ -EESchema Schematic File Version 2 -LIBS:power -LIBS:texas -LIBS:intel -LIBS:audio -LIBS:interface -LIBS:digital-audio -LIBS:philips -LIBS:display -LIBS:cypress -LIBS:siliconi -LIBS:opto -LIBS:atmel -LIBS:contrib -LIBS:valves -LIBS:eSim_Analog -LIBS:eSim_Devices -LIBS:eSim_Digital -LIBS:eSim_Hybrid -LIBS:eSim_Miscellaneous -LIBS:eSim_Plot -LIBS:eSim_Power -LIBS:eSim_PSpice -LIBS:eSim_Sources -LIBS:eSim_Subckt -LIBS:eSim_User -EELAYER 25 0 -EELAYER END -$Descr A4 11693 8268 -encoding utf-8 -Sheet 1 1 -Title "" -Date "" -Rev "" -Comp "" -Comment1 "" -Comment2 "" -Comment3 "" -Comment4 "" -$EndDescr -$Comp -L d_and U2 -U 1 1 5C9A24D8 -P 4250 2700 -F 0 "U2" H 4250 2700 60 0000 C CNN -F 1 "d_and" H 4300 2800 60 0000 C CNN -F 2 "" H 4250 2700 60 0000 C CNN -F 3 "" H 4250 2700 60 0000 C CNN - 1 4250 2700 - 1 0 0 -1 -$EndComp -$Comp -L d_and U3 -U 1 1 5C9A2538 -P 5150 2900 -F 0 "U3" H 5150 2900 60 0000 C CNN -F 1 "d_and" H 5200 3000 60 0000 C CNN -F 2 "" H 5150 2900 60 0000 C CNN -F 3 "" H 5150 2900 60 0000 C CNN - 1 5150 2900 - 1 0 0 -1 -$EndComp -$Comp -L PORT U1 -U 1 1 5C9A259A -P 3050 2600 -F 0 "U1" H 3100 2700 30 0000 C CNN -F 1 "PORT" H 3050 2600 30 0000 C CNN -F 2 "" H 3050 2600 60 0000 C CNN -F 3 "" H 3050 2600 60 0000 C CNN - 1 3050 2600 - 1 0 0 -1 -$EndComp -$Comp -L PORT U1 -U 2 1 5C9A25D9 -P 3050 2800 -F 0 "U1" H 3100 2900 30 0000 C CNN -F 1 "PORT" H 3050 2800 30 0000 C CNN -F 2 "" H 3050 2800 60 0000 C CNN -F 3 "" H 3050 2800 60 0000 C CNN - 2 3050 2800 - 1 0 0 -1 -$EndComp -$Comp -L PORT U1 -U 3 1 5C9A260A -P 3050 3100 -F 0 "U1" H 3100 3200 30 0000 C CNN -F 1 "PORT" H 3050 3100 30 0000 C CNN -F 2 "" H 3050 3100 60 0000 C CNN -F 3 "" H 3050 3100 60 0000 C CNN - 3 3050 3100 - 1 0 0 -1 -$EndComp -$Comp -L PORT U1 -U 4 1 5C9A2637 -P 6900 2850 -F 0 "U1" H 6950 2950 30 0000 C CNN -F 1 "PORT" H 6900 2850 30 0000 C CNN -F 2 "" H 6900 2850 60 0000 C CNN -F 3 "" H 6900 2850 60 0000 C CNN - 4 6900 2850 - -1 0 0 1 -$EndComp -Wire Wire Line - 4700 2650 4700 2800 -Wire Wire Line - 5600 2850 6650 2850 -Wire Wire Line - 3800 2600 3300 2600 -Wire Wire Line - 3800 2700 3300 2700 -Wire Wire Line - 3300 2700 3300 2800 -Wire Wire Line - 3300 3100 4700 3100 -Wire Wire Line - 4700 3100 4700 2900 -$EndSCHEMATC diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub new file mode 100644 index 00000000..b949ae4f --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub @@ -0,0 +1,14 @@ +* Subcircuit 3_and +.subckt 3_and net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ +* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir +* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and +* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and +a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2 +a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3 +* Schematic Name: d_and, NgSpice Name: d_and +.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Control Statements + +.ends 3_and \ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub~HEAD b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub~HEAD deleted file mode 100644 index b949ae4f..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub~HEAD +++ /dev/null @@ -1,14 +0,0 @@ -* Subcircuit 3_and -.subckt 3_and net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ -* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir -* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and -* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and -a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2 -a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3 -* Schematic Name: d_and, NgSpice Name: d_and -.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) -* Schematic Name: d_and, NgSpice Name: d_and -.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) -* Control Statements - -.ends 3_and \ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub~fellowship2019-python3 b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub~fellowship2019-python3 deleted file mode 100644 index 3d9120bb..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub~fellowship2019-python3 +++ /dev/null @@ -1,14 +0,0 @@ -* Subcircuit 3_and -.subckt 3_and net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ -* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir -* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and -* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and -a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2 -a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3 -* Schematic Name: d_and, NgSpice Name: d_and -.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) -* Schematic Name: d_and, NgSpice Name: d_and -.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) -* Control Statements - -.ends 3_and \ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml b/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml new file mode 100644 index 00000000..abc5faaa --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml @@ -0,0 +1 @@ +d_andd_andtruefalsefalseHzHz0Volts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesSecSecSec \ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml~HEAD b/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml~HEAD deleted file mode 100644 index abc5faaa..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml~HEAD +++ /dev/null @@ -1 +0,0 @@ -d_andd_andtruefalsefalseHzHz0Volts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesSecSecSec \ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml~fellowship2019-python3 b/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml~fellowship2019-python3 deleted file mode 100644 index abc5faaa..00000000 --- a/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml~fellowship2019-python3 +++ /dev/null @@ -1 +0,0 @@ -d_andd_andtruefalsefalseHzHz0Volts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesSecSecSec \ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test-cache.lib b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test-cache.lib index 9fb7bb13..4ef5b7f4 100644 --- a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test-cache.lib +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test-cache.lib @@ -1,127 +1,3 @@ -<<<<<<< HEAD -EESchema-LIBRARY Version 2.3 -#encoding utf-8 -# -# 4023 -# -DEF 4023 X 0 40 Y Y 1 F N -F0 "X" 0 -100 60 H V C CNN -F1 "4023" 0 100 60 H V C CNN -F2 "" 0 0 60 H V C CNN -F3 "" 0 0 60 H V C CNN -DRAW -S -300 450 300 -450 0 1 0 N -X A1 1 -500 300 200 R 50 50 1 1 I -X B1 2 -500 200 200 R 50 50 1 1 I -X A2 3 -500 100 200 R 50 50 1 1 I -X B2 4 -500 0 200 R 50 50 1 1 I -X C2 5 -500 -100 200 R 50 50 1 1 I -X Q2 6 -500 -200 200 R 50 50 1 1 O -X Vss 7 -500 -300 200 R 50 50 1 1 I -X C1 8 500 -300 200 L 50 50 1 1 I -X Q1 9 500 -200 200 L 50 50 1 1 O -X Q3 10 500 -100 200 L 50 50 1 1 O -X C3 11 500 0 200 L 50 50 1 1 I -X B3 12 500 100 200 L 50 50 1 1 I -X A3 13 500 200 200 L 50 50 1 1 I -X Vdd 14 500 300 200 L 50 50 1 1 I -ENDDRAW -ENDDEF -# -# DC -# -DEF DC v 0 40 Y Y 1 F N -F0 "v" -200 100 60 H V C CNN -F1 "DC" -200 -50 60 H V C CNN -F2 "R1" -300 0 60 H V C CNN -F3 "" 0 0 60 H V C CNN -$FPLIST - 1_pin -$ENDFPLIST -DRAW -C 0 0 150 0 1 0 N -X + 1 0 450 300 D 50 50 1 1 P -X - 2 0 -450 300 U 50 50 1 1 P -ENDDRAW -ENDDEF -# -# PWR_FLAG -# -DEF PWR_FLAG #FLG 0 0 N N 1 F P -F0 "#FLG" 0 95 50 H I C CNN -F1 "PWR_FLAG" 0 180 50 H V C CNN -F2 "" 0 0 50 H V C CNN -F3 "" 0 0 50 H V C CNN -DRAW -X pwr 1 0 0 0 U 20 20 0 0 w -P 6 0 1 0 0 0 0 50 -75 100 0 150 75 100 0 50 N -ENDDRAW -ENDDEF -# -# adc_bridge_3 -# -DEF adc_bridge_3 U 0 40 Y Y 1 F N -F0 "U" 0 0 60 H V C CNN -F1 "adc_bridge_3" 0 150 60 H V C CNN -F2 "" 0 0 60 H V C CNN -F3 "" 0 0 60 H V C CNN -DRAW -S -400 200 350 -200 0 1 0 N -X IN1 1 -600 50 200 R 50 50 1 1 I -X IN2 2 -600 -50 200 R 50 50 1 1 I -X IN3 3 -600 -150 200 R 50 50 1 1 I -X OUT1 4 550 50 200 L 50 50 1 1 O -X OUT2 5 550 -50 200 L 50 50 1 1 O -X OUT3 6 550 -150 200 L 50 50 1 1 O -ENDDRAW -ENDDEF -# -# dac_bridge_3 -# -DEF dac_bridge_3 U 0 40 Y Y 1 F N -F0 "U" 0 0 60 H V C CNN -F1 "dac_bridge_3" 0 150 60 H V C CNN -F2 "" 0 0 60 H V C CNN -F3 "" 0 0 60 H V C CNN -DRAW -S -400 200 350 -200 0 1 0 N -X IN1 1 -600 50 200 R 50 50 1 1 I -X IN2 2 -600 -50 200 R 50 50 1 1 I -X IN3 3 -600 -150 200 R 50 50 1 1 I -X OUT1 4 550 50 200 L 50 50 1 1 O -X OUT2 5 550 -50 200 L 50 50 1 1 O -X OUT3 6 550 -150 200 L 50 50 1 1 O -ENDDRAW -ENDDEF -# -# eSim_GND -# -DEF eSim_GND #PWR 0 0 Y Y 1 F P -F0 "#PWR" 0 -250 50 H I C CNN -F1 "eSim_GND" 0 -150 50 H V C CNN -F2 "" 0 0 50 H I C CNN -F3 "" 0 0 50 H I C CNN -DRAW -P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N -X GND 1 0 0 0 D 50 50 1 1 W N -ENDDRAW -ENDDEF -# -# plot_v1 -# -DEF plot_v1 U 0 40 Y Y 1 F N -F0 "U" 0 500 60 H V C CNN -F1 "plot_v1" 200 350 60 H V C CNN -F2 "" 0 0 60 H V C CNN -F3 "" 0 0 60 H V C CNN -DRAW -C 0 500 100 0 1 0 N -X ~ ~ 0 200 200 U 50 50 1 1 I -ENDDRAW -ENDDEF -# -#End Library -======= EESchema-LIBRARY Version 2.3 #encoding utf-8 # @@ -244,4 +120,3 @@ ENDDRAW ENDDEF # #End Library ->>>>>>> fellowship2019-python3 diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.pro b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.pro index ec355936..d2059e07 100644 --- a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.pro +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.pro @@ -1,51 +1,4 @@ -<<<<<<< HEAD -update=06/01/19 15:31:12 -version=1 -last_client=eeschema -[general] -version=1 -RootSch= -BoardNm= -[pcbnew] -version=1 -LastNetListRead= -UseCmpFile=1 -PadDrill=0.600000000000 -PadDrillOvalY=0.600000000000 -PadSizeH=1.500000000000 -PadSizeV=1.500000000000 -PcbTextSizeV=1.500000000000 -PcbTextSizeH=1.500000000000 -PcbTextThickness=0.300000000000 -ModuleTextSizeV=1.000000000000 -ModuleTextSizeH=1.000000000000 -ModuleTextSizeThickness=0.150000000000 -SolderMaskClearance=0.000000000000 -SolderMaskMinWidth=0.000000000000 -DrawSegmentWidth=0.200000000000 -BoardOutlineThickness=0.100000000000 -ModuleOutlineThickness=0.150000000000 -[cvpcb] -version=1 -NetIExt=net -[eeschema] -version=1 -LibDir=../../eSim/kicadSchematicLibrary -[eeschema/libraries] -LibName1=power -LibName2=eSim_Analog -LibName3=eSim_Devices -LibName4=eSim_Digital -LibName5=eSim_Hybrid -LibName6=eSim_Miscellaneous -LibName7=eSim_Plot -LibName8=eSim_Power -LibName9=eSim_PSpice -LibName10=eSim_Sources -LibName11=eSim_Subckt -LibName12=eSim_User -======= -update=Wed Mar 11 12:47:38 2020 +update=Wed Mar 18 18:18:44 2020 version=1 last_client=eeschema [general] @@ -87,7 +40,6 @@ LibName6=eSim_Hybrid LibName7=eSim_Miscellaneous LibName8=eSim_Plot LibName9=eSim_Power -LibName10=eSim_User -LibName11=eSim_Sources -LibName12=eSim_Subckt ->>>>>>> fellowship2019-python3 +LibName10=eSim_Sources +LibName11=eSim_Subckt +LibName12=eSim_User diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.sch b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.sch index b1661fee..1052029e 100644 --- a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.sch +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.sch @@ -1,580 +1,3 @@ -<<<<<<< HEAD -EESchema Schematic File Version 2 -LIBS:power -LIBS:eSim_Analog -LIBS:eSim_Devices -LIBS:eSim_Digital -LIBS:eSim_Hybrid -LIBS:eSim_Miscellaneous -LIBS:eSim_Plot -LIBS:eSim_Power -LIBS:eSim_PSpice -LIBS:eSim_Sources -LIBS:eSim_Subckt -LIBS:eSim_User -EELAYER 25 0 -EELAYER END -$Descr A4 11693 8268 -encoding utf-8 -Sheet 1 1 -Title "" -Date "" -Rev "" -Comp "" -Comment1 "" -Comment2 "" -Comment3 "" -Comment4 "" -$EndDescr -$Comp -L 4023 X1 -U 1 1 5CF24CF9 -P 5300 3900 -F 0 "X1" H 5300 3800 60 0000 C CNN -F 1 "4023" H 5300 4000 60 0000 C CNN -F 2 "" H 5300 3900 60 0000 C CNN -F 3 "" H 5300 3900 60 0000 C CNN - 1 5300 3900 - 1 0 0 -1 -$EndComp -$Comp -L adc_bridge_3 U8 -U 1 1 5CF24D5D -P 3450 4500 -F 0 "U8" H 3450 4500 60 0000 C CNN -F 1 "adc_bridge_3" H 3450 4650 60 0000 C CNN -F 2 "" H 3450 4500 60 0000 C CNN -F 3 "" H 3450 4500 60 0000 C CNN - 1 3450 4500 - 1 0 0 -1 -$EndComp -$Comp -L adc_bridge_3 U7 -U 1 1 5CF24DB6 -P 3400 2850 -F 0 "U7" H 3400 2850 60 0000 C CNN -F 1 "adc_bridge_3" H 3400 3000 60 0000 C CNN -F 2 "" H 3400 2850 60 0000 C CNN -F 3 "" H 3400 2850 60 0000 C CNN - 1 3400 2850 - 1 0 0 -1 -$EndComp -$Comp -L adc_bridge_3 U10 -U 1 1 5CF24DFF -P 7000 3750 -F 0 "U10" H 7000 3750 60 0000 C CNN -F 1 "adc_bridge_3" H 7000 3900 60 0000 C CNN -F 2 "" H 7000 3750 60 0000 C CNN -F 3 "" H 7000 3750 60 0000 C CNN - 1 7000 3750 - -1 0 0 -1 -$EndComp -$Comp -L dac_bridge_3 U9 -U 1 1 5CF24ECA -P 6800 5750 -F 0 "U9" H 6800 5750 60 0000 C CNN -F 1 "dac_bridge_3" H 6800 5900 60 0000 C CNN -F 2 "" H 6800 5750 60 0000 C CNN -F 3 "" H 6800 5750 60 0000 C CNN - 1 6800 5750 - 1 0 0 -1 -$EndComp -$Comp -L DC v1 -U 1 1 5CF24F1F -P 1700 2350 -F 0 "v1" H 1500 2450 60 0000 C CNN -F 1 "DC" H 1500 2300 60 0000 C CNN -F 2 "R1" H 1400 2350 60 0000 C CNN -F 3 "" H 1700 2350 60 0000 C CNN - 1 1700 2350 - 0 1 1 0 -$EndComp -$Comp -L DC v2 -U 1 1 5CF24F90 -P 1700 2900 -F 0 "v2" H 1500 3000 60 0000 C CNN -F 1 "DC" H 1500 2850 60 0000 C CNN -F 2 "R1" H 1400 2900 60 0000 C CNN -F 3 "" H 1700 2900 60 0000 C CNN - 1 1700 2900 - 0 1 1 0 -$EndComp -$Comp -L DC v3 -U 1 1 5CF24FC7 -P 1700 3450 -F 0 "v3" H 1500 3550 60 0000 C CNN -F 1 "DC" H 1500 3400 60 0000 C CNN -F 2 "R1" H 1400 3450 60 0000 C CNN -F 3 "" H 1700 3450 60 0000 C CNN - 1 1700 3450 - 0 1 1 0 -$EndComp -$Comp -L DC v4 -U 1 1 5CF25001 -P 1750 4000 -F 0 "v4" H 1550 4100 60 0000 C CNN -F 1 "DC" H 1550 3950 60 0000 C CNN -F 2 "R1" H 1450 4000 60 0000 C CNN -F 3 "" H 1750 4000 60 0000 C CNN - 1 1750 4000 - 0 1 1 0 -$EndComp -$Comp -L DC v5 -U 1 1 5CF25044 -P 1750 4550 -F 0 "v5" H 1550 4650 60 0000 C CNN -F 1 "DC" H 1550 4500 60 0000 C CNN -F 2 "R1" H 1450 4550 60 0000 C CNN -F 3 "" H 1750 4550 60 0000 C CNN - 1 1750 4550 - 0 1 1 0 -$EndComp -$Comp -L DC v6 -U 1 1 5CF25082 -P 1750 5050 -F 0 "v6" H 1550 5150 60 0000 C CNN -F 1 "DC" H 1550 5000 60 0000 C CNN -F 2 "R1" H 1450 5050 60 0000 C CNN -F 3 "" H 1750 5050 60 0000 C CNN - 1 1750 5050 - 0 1 1 0 -$EndComp -Wire Wire Line - 2800 2800 2800 2350 -Wire Wire Line - 2800 2350 2150 2350 -Wire Wire Line - 2150 2900 2800 2900 -Wire Wire Line - 2150 3450 2800 3450 -Wire Wire Line - 2800 3450 2800 3000 -Wire Wire Line - 2200 4000 2850 4000 -Wire Wire Line - 2850 3900 2850 4450 -Wire Wire Line - 2850 4550 2200 4550 -Wire Wire Line - 2200 5050 2850 5050 -Wire Wire Line - 2850 5050 2850 4650 -Wire Wire Line - 900 5050 1300 5050 -Wire Wire Line - 900 2350 900 5050 -Wire Wire Line - 900 2350 1250 2350 -Wire Wire Line - 1250 2900 900 2900 -Connection ~ 900 2900 -Wire Wire Line - 1250 3450 900 3450 -Connection ~ 900 3450 -Wire Wire Line - 1300 4000 900 4000 -Connection ~ 900 4000 -Wire Wire Line - 1300 4550 900 4550 -Connection ~ 900 4550 -Wire Wire Line - 3950 2800 4500 2800 -Wire Wire Line - 4500 2800 4500 3600 -Wire Wire Line - 4500 3600 4800 3600 -Wire Wire Line - 3950 2900 4400 2900 -Wire Wire Line - 4400 2900 4400 3700 -Wire Wire Line - 4400 3700 4800 3700 -Wire Wire Line - 3950 3000 5900 3000 -Wire Wire Line - 5900 3000 5900 4200 -Wire Wire Line - 5900 4200 5800 4200 -Wire Wire Line - 6450 3900 5800 3900 -Wire Wire Line - 5800 3800 6450 3800 -Wire Wire Line - 6450 3700 5800 3700 -Wire Wire Line - 4000 4450 4000 3800 -Wire Wire Line - 4000 3800 4800 3800 -Wire Wire Line - 4800 3900 4100 3900 -Wire Wire Line - 4100 3900 4100 4550 -Wire Wire Line - 4100 4550 4000 4550 -Wire Wire Line - 4000 4650 4200 4650 -Wire Wire Line - 4200 4650 4200 4000 -Wire Wire Line - 4200 4000 4800 4000 -Wire Wire Line - 4800 4100 4450 4100 -Wire Wire Line - 4450 4100 4450 5800 -Wire Wire Line - 4450 5800 6200 5800 -Wire Wire Line - 5800 4100 5850 4100 -Wire Wire Line - 5850 4100 5850 5700 -Wire Wire Line - 5850 5700 6200 5700 -Wire Wire Line - 5800 4000 5950 4000 -Wire Wire Line - 5950 4000 5950 5900 -Wire Wire Line - 5950 5900 6200 5900 -$Comp -L DC v7 -U 1 1 5CF25804 -P 9250 3250 -F 0 "v7" H 9050 3350 60 0000 C CNN -F 1 "DC" H 9050 3200 60 0000 C CNN -F 2 "R1" H 8950 3250 60 0000 C CNN -F 3 "" H 9250 3250 60 0000 C CNN - 1 9250 3250 - 0 -1 1 0 -$EndComp -$Comp -L DC v8 -U 1 1 5CF2580A -P 9250 3800 -F 0 "v8" H 9050 3900 60 0000 C CNN -F 1 "DC" H 9050 3750 60 0000 C CNN -F 2 "R1" H 8950 3800 60 0000 C CNN -F 3 "" H 9250 3800 60 0000 C CNN - 1 9250 3800 - 0 -1 1 0 -$EndComp -$Comp -L DC v9 -U 1 1 5CF25810 -P 9250 4300 -F 0 "v9" H 9050 4400 60 0000 C CNN -F 1 "DC" H 9050 4250 60 0000 C CNN -F 2 "R1" H 8950 4300 60 0000 C CNN -F 3 "" H 9250 4300 60 0000 C CNN - 1 9250 4300 - 0 -1 1 0 -$EndComp -Wire Wire Line - 7600 3250 8800 3250 -Wire Wire Line - 7600 3800 8800 3800 -Wire Wire Line - 7600 4300 8800 4300 -Wire Wire Line - 10150 4300 9700 4300 -Wire Wire Line - 9700 3250 10150 3250 -Wire Wire Line - 9700 3800 10500 3800 -Wire Wire Line - 7600 3250 7600 3700 -Wire Wire Line - 7600 4300 7600 3900 -Wire Wire Line - 10150 3250 10150 4300 -Connection ~ 10150 3800 -Wire Wire Line - 10500 3800 10500 4050 -NoConn ~ 5800 3600 -NoConn ~ 4800 4200 -$Comp -L plot_v1 U16 -U 1 1 5CF25B68 -P 8450 3050 -F 0 "U16" H 8450 3550 60 0000 C CNN -F 1 "plot_v1" H 8650 3400 60 0000 C CNN -F 2 "" H 8450 3050 60 0000 C CNN -F 3 "" H 8450 3050 60 0000 C CNN - 1 8450 3050 - 1 0 0 -1 -$EndComp -$Comp -L plot_v1 U12 -U 1 1 5CF25BF8 -P 7750 3100 -F 0 "U12" H 7750 3600 60 0000 C CNN -F 1 "plot_v1" H 7950 3450 60 0000 C CNN -F 2 "" H 7750 3100 60 0000 C CNN -F 3 "" H 7750 3100 60 0000 C CNN - 1 7750 3100 - 1 0 0 -1 -$EndComp -$Comp -L plot_v1 U14 -U 1 1 5CF25C4E -P 8050 4300 -F 0 "U14" H 8050 4800 60 0000 C CNN -F 1 "plot_v1" H 8250 4650 60 0000 C CNN -F 2 "" H 8050 4300 60 0000 C CNN -F 3 "" H 8050 4300 60 0000 C CNN - 1 8050 4300 - -1 0 0 1 -$EndComp -$Comp -L plot_v1 U2 -U 1 1 5CF25E02 -P 2450 5100 -F 0 "U2" H 2450 5600 60 0000 C CNN -F 1 "plot_v1" H 2650 5450 60 0000 C CNN -F 2 "" H 2450 5100 60 0000 C CNN -F 3 "" H 2450 5100 60 0000 C CNN - 1 2450 5100 - -1 0 0 1 -$EndComp -$Comp -L plot_v1 U5 -U 1 1 5CF25F10 -P 3000 5000 -F 0 "U5" H 3000 5500 60 0000 C CNN -F 1 "plot_v1" H 3200 5350 60 0000 C CNN -F 2 "" H 3000 5000 60 0000 C CNN -F 3 "" H 3000 5000 60 0000 C CNN - 1 3000 5000 - 0 1 1 0 -$EndComp -$Comp -L plot_v1 U4 -U 1 1 5CF25F95 -P 2950 3900 -F 0 "U4" H 2950 4400 60 0000 C CNN -F 1 "plot_v1" H 3150 4250 60 0000 C CNN -F 2 "" H 2950 3900 60 0000 C CNN -F 3 "" H 2950 3900 60 0000 C CNN - 1 2950 3900 - 0 1 1 0 -$EndComp -$Comp -L plot_v1 U3 -U 1 1 5CF25FFB -P 2850 3250 -F 0 "U3" H 2850 3750 60 0000 C CNN -F 1 "plot_v1" H 3050 3600 60 0000 C CNN -F 2 "" H 2850 3250 60 0000 C CNN -F 3 "" H 2850 3250 60 0000 C CNN - 1 2850 3250 - 0 1 1 0 -$EndComp -$Comp -L plot_v1 U6 -U 1 1 5CF260BA -P 3100 2400 -F 0 "U6" H 3100 2900 60 0000 C CNN -F 1 "plot_v1" H 3300 2750 60 0000 C CNN -F 2 "" H 3100 2400 60 0000 C CNN -F 3 "" H 3100 2400 60 0000 C CNN - 1 3100 2400 - 1 0 0 -1 -$EndComp -$Comp -L plot_v1 U1 -U 1 1 5CF26164 -P 2400 2300 -F 0 "U1" H 2400 2800 60 0000 C CNN -F 1 "plot_v1" H 2600 2650 60 0000 C CNN -F 2 "" H 2400 2300 60 0000 C CNN -F 3 "" H 2400 2300 60 0000 C CNN - 1 2400 2300 - 1 0 0 -1 -$EndComp -$Comp -L eSim_GND #PWR01 -U 1 1 5CF261BC -P 700 3900 -F 0 "#PWR01" H 700 3650 50 0001 C CNN -F 1 "eSim_GND" H 700 3750 50 0000 C CNN -F 2 "" H 700 3900 50 0001 C CNN -F 3 "" H 700 3900 50 0001 C CNN - 1 700 3900 - 1 0 0 -1 -$EndComp -$Comp -L PWR_FLAG #FLG02 -U 1 1 5CF262FB -P 700 3700 -F 0 "#FLG02" H 700 3795 50 0001 C CNN -F 1 "PWR_FLAG" H 700 3880 50 0000 C CNN -F 2 "" H 700 3700 50 0000 C CNN -F 3 "" H 700 3700 50 0000 C CNN - 1 700 3700 - 1 0 0 -1 -$EndComp -Wire Wire Line - 700 3700 700 3900 -Wire Wire Line - 700 3800 900 3800 -Connection ~ 900 3800 -Connection ~ 700 3800 -Wire Wire Line - 3100 2200 3100 2450 -Wire Wire Line - 3100 2450 2800 2450 -Connection ~ 2800 2450 -Wire Wire Line - 2400 2100 2400 2900 -Connection ~ 2400 2900 -Wire Wire Line - 3050 3250 2800 3250 -Connection ~ 2800 3250 -Wire Wire Line - 3150 3900 2850 3900 -Connection ~ 2850 4000 -Wire Wire Line - 3200 5000 2850 5000 -Connection ~ 2850 5000 -Wire Wire Line - 2450 5300 2450 4550 -Connection ~ 2450 4550 -Wire Wire Line - 7750 2900 7750 3250 -Connection ~ 7750 3250 -Wire Wire Line - 8450 2850 8450 3800 -Connection ~ 8450 3800 -Wire Wire Line - 8050 4500 8050 4300 -Connection ~ 8050 4300 -$Comp -L eSim_GND #PWR03 -U 1 1 5CF26B7B -P 10500 4050 -F 0 "#PWR03" H 10500 3800 50 0001 C CNN -F 1 "eSim_GND" H 10500 3900 50 0000 C CNN -F 2 "" H 10500 4050 50 0001 C CNN -F 3 "" H 10500 4050 50 0001 C CNN - 1 10500 4050 - 1 0 0 -1 -$EndComp -$Comp -L plot_v1 U13 -U 1 1 5CF26CF6 -P 7900 6100 -F 0 "U13" H 7900 6600 60 0000 C CNN -F 1 "plot_v1" H 8100 6450 60 0000 C CNN -F 2 "" H 7900 6100 60 0000 C CNN -F 3 "" H 7900 6100 60 0000 C CNN - 1 7900 6100 - 0 1 1 0 -$EndComp -$Comp -L plot_v1 U15 -U 1 1 5CF26DF2 -P 8250 5700 -F 0 "U15" H 8250 6200 60 0000 C CNN -F 1 "plot_v1" H 8450 6050 60 0000 C CNN -F 2 "" H 8250 5700 60 0000 C CNN -F 3 "" H 8250 5700 60 0000 C CNN - 1 8250 5700 - 0 1 1 0 -$EndComp -$Comp -L plot_v1 U11 -U 1 1 5CF26E57 -P 7600 5200 -F 0 "U11" H 7600 5700 60 0000 C CNN -F 1 "plot_v1" H 7800 5550 60 0000 C CNN -F 2 "" H 7600 5200 60 0000 C CNN -F 3 "" H 7600 5200 60 0000 C CNN - 1 7600 5200 - 0 1 1 0 -$EndComp -Wire Wire Line - 7800 5200 7350 5200 -Wire Wire Line - 7350 5200 7350 5700 -Wire Wire Line - 7350 5800 7850 5800 -Wire Wire Line - 7850 5800 7850 5700 -Wire Wire Line - 7850 5700 8450 5700 -Wire Wire Line - 7350 5900 7650 5900 -Wire Wire Line - 7650 5900 7650 6100 -Wire Wire Line - 7450 6100 8100 6100 -Text GLabel 7200 5300 0 60 Input ~ 0 -q1 -Text GLabel 7700 5650 1 60 Input ~ 0 -q2 -Text GLabel 7450 6100 0 60 Input ~ 0 -q3 -Text GLabel 7900 4400 0 60 Input ~ 0 -c3 -Text GLabel 8300 3500 0 60 Input ~ 0 -b3 -Text GLabel 7600 3050 0 60 Input ~ 0 -a3 -Wire Wire Line - 7550 3050 7750 3050 -Connection ~ 7750 3050 -Wire Wire Line - 8300 3500 8450 3500 -Connection ~ 8450 3500 -Wire Wire Line - 7900 4400 8050 4400 -Connection ~ 8050 4400 -Wire Wire Line - 7200 5300 7350 5300 -Connection ~ 7350 5300 -Wire Wire Line - 7700 5650 7700 5800 -Connection ~ 7700 5800 -Connection ~ 7650 6100 -Text GLabel 2350 4750 0 60 Input ~ 0 -b2 -Text GLabel 3050 5150 3 60 Input ~ 0 -c2 -Text GLabel 3000 4000 3 60 Input ~ 0 -a2 -Text GLabel 2950 3400 3 60 Input ~ 0 -c1 -Text GLabel 2250 2650 0 60 Input ~ 0 -b1 -Text GLabel 3000 2300 0 60 Input ~ 0 -a1 -Wire Wire Line - 3000 2300 3100 2300 -Connection ~ 3100 2300 -Wire Wire Line - 2250 2650 2400 2650 -Connection ~ 2400 2650 -Wire Wire Line - 2950 3400 2950 3250 -Connection ~ 2950 3250 -Wire Wire Line - 3000 4000 3000 3900 -Connection ~ 3000 3900 -Wire Wire Line - 2350 4750 2450 4750 -Connection ~ 2450 4750 -Wire Wire Line - 3050 5150 3050 5000 -Connection ~ 3050 5000 -$EndSCHEMATC -======= EESchema Schematic File Version 2 LIBS:4023_test-rescue LIBS:power @@ -1151,4 +574,3 @@ Wire Wire Line 3050 5150 3050 5000 Connection ~ 3050 5000 $EndSCHEMATC ->>>>>>> fellowship2019-python3 -- cgit