From 092344164ac94df8fdbcb288f8665437b3026cb7 Mon Sep 17 00:00:00 2001
From: nilshah98
Date: Tue, 2 Jul 2019 16:40:33 +0530
Subject: Examples added by ECE fellows 2019

---
 .../4_to_16_Decoder_using_74154IC/5_and.cir.out    | 22 ++++++++++++++++++++++
 1 file changed, 22 insertions(+)
 create mode 100644 Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out

(limited to 'Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out')

diff --git a/Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out b/Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out
new file mode 100644
index 00000000..20d3f8a5
--- /dev/null
+++ b/Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out
@@ -0,0 +1,22 @@
+* c:\users\malli\esim\src\subcircuitlibrary\5_and\5_and.cir
+
+.include 3_and.sub
+x1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u3-pad1_ 3_and
+* u2  net-_u1-pad4_ net-_u1-pad5_ net-_u2-pad3_ d_and
+* u3  net-_u3-pad1_ net-_u2-pad3_ net-_u1-pad6_ d_and
+* u1  net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ port
+a1 [net-_u1-pad4_ net-_u1-pad5_ ] net-_u2-pad3_ u2
+a2 [net-_u3-pad1_ net-_u2-pad3_ ] net-_u1-pad6_ u3
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) 
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) 
+.tran 0e-00 0e-00 0e-00
+
+* Control Statements 
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end
-- 
cgit