From 5db365287078550c5ee52d2f53098c97ea42962b Mon Sep 17 00:00:00 2001 From: GanderlaChaithanya Date: Mon, 30 Jun 2025 11:37:48 +0530 Subject: ixdd414 - 14A Ultrafast Mosfet Driver --- library/SubcircuitLibrary/ixdd414/D.lib | 2 + library/SubcircuitLibrary/ixdd414/NMOS-180nm.lib | 13 + library/SubcircuitLibrary/ixdd414/PMOS-180nm.lib | 11 + library/SubcircuitLibrary/ixdd414/analysis | 1 + .../SubcircuitLibrary/ixdd414/ixdd414-cache.lib | 143 +++ library/SubcircuitLibrary/ixdd414/ixdd414.cir | 34 + library/SubcircuitLibrary/ixdd414/ixdd414.cir.out | 38 + library/SubcircuitLibrary/ixdd414/ixdd414.dcm | 7 + library/SubcircuitLibrary/ixdd414/ixdd414.lib | 1137 ++++++++++++++++++++ library/SubcircuitLibrary/ixdd414/ixdd414.pro | 73 ++ library/SubcircuitLibrary/ixdd414/ixdd414.sch | 675 ++++++++++++ library/SubcircuitLibrary/ixdd414/ixdd414.sub | 32 + .../ixdd414/ixdd414_Previous_Values.xml | 1 + 13 files changed, 2167 insertions(+) create mode 100644 library/SubcircuitLibrary/ixdd414/D.lib create mode 100644 library/SubcircuitLibrary/ixdd414/NMOS-180nm.lib create mode 100644 library/SubcircuitLibrary/ixdd414/PMOS-180nm.lib create mode 100644 library/SubcircuitLibrary/ixdd414/analysis create mode 100644 library/SubcircuitLibrary/ixdd414/ixdd414-cache.lib create mode 100644 library/SubcircuitLibrary/ixdd414/ixdd414.cir create mode 100644 library/SubcircuitLibrary/ixdd414/ixdd414.cir.out create mode 100644 library/SubcircuitLibrary/ixdd414/ixdd414.dcm create mode 100644 library/SubcircuitLibrary/ixdd414/ixdd414.lib create mode 100644 library/SubcircuitLibrary/ixdd414/ixdd414.pro create mode 100644 library/SubcircuitLibrary/ixdd414/ixdd414.sch create mode 100644 library/SubcircuitLibrary/ixdd414/ixdd414.sub create mode 100644 library/SubcircuitLibrary/ixdd414/ixdd414_Previous_Values.xml diff --git a/library/SubcircuitLibrary/ixdd414/D.lib b/library/SubcircuitLibrary/ixdd414/D.lib new file mode 100644 index 00000000..f53bf3e0 --- /dev/null +++ b/library/SubcircuitLibrary/ixdd414/D.lib @@ -0,0 +1,2 @@ +.model 1N4148 D(is=2.495E-09 rs=4.755E-01 n=1.679E+00 tt=3.030E-09 cjo=1.700E-12 vj=1 m=1.959E-01 bv=1.000E+02 ibv=1.000E-04) + diff --git a/library/SubcircuitLibrary/ixdd414/NMOS-180nm.lib b/library/SubcircuitLibrary/ixdd414/NMOS-180nm.lib new file mode 100644 index 00000000..51e9b119 --- /dev/null +++ b/library/SubcircuitLibrary/ixdd414/NMOS-180nm.lib @@ -0,0 +1,13 @@ +.model CMOSN NMOS (LEVEL=8 VERSION=3.2 TNOM=27 TOX=4.1E-9 XJ=1E-7 NCH=2.3549E17 VTH0=0.3823463 K1=0.5810697 ++ K2=4.774618E-3 K3=0.0431669 K3B=1.1498346 W0=1E-7 NLX=1.910552E-7 DVT0W=0 DVT1W=0 DVT2W=0 ++ DVT0=1.2894824 DVT1=0.3622063 DVT2=0.0713729 U0=280.633249 UA=-1.208537E-9 UB=2.158625E-18 ++ UC=5.342807E-11 VSAT=9.366802E4 A0=1.7593146 AGS=0.3939741 B0=-6.413949E-9 B1=-1E-7 KETA=-5.180424E-4 ++ A1=0 A2=1 RDSW=105.5517558 PRWG=0.5 PRWB=-0.1998871 WR=1 WINT=7.904732E-10 LINT=1.571424E-8 XL=0 ++ XW=-1E-8 DWG=1.297221E-9 DWB=1.479041E-9 VOFF=-0.0955434 NFACTOR=2.4358891 CIT=0 CDSC=2.4E-4 CDSCD=0 ++ CDSCB=0 ETA0=3.104851E-3 ETAB=-2.512384E-5 DSUB=0.0167075 PCLM=0.8073191 PDIBLC1=0.1666161 PDIBLC2=3.112892E-3 ++ PDIBLCB=-0.1 DROUT=0.7875618 PSCBE1=8E10 PSCBE2=9.213635E-10 PVAG=3.85243E-3 DELTA=0.01 RSH=6.7 MOBMOD=1 ++ PRT=0 UTE=-1.5 KT1=-0.11 KT1L=0 KT2=0.022 UA1=4.31E-9 UB1=-7.61E-18 UC1=-5.6E-11 AT=3.3E4 WL=0 WLN=1 ++ WW=0 WWN=1 WWL=0 LL=0 LLN=1 LW=0 LWN=1 LWL=0 CAPMOD=2 XPART=0.5 CGDO=7.08E-10 CGSO=7.08E-10 CGBO=1E-12 ++ CJ=9.68858E-4 PB=0.8 MJ=0.3864502 CJSW=2.512138E-10 PBSW=0.809286 MJSW=0.1060414 CJSWG=3.3E-10 PBSWG=0.809286 ++ MJSWG=0.1060414 CF=0 PVTH0=-1.192722E-3 PRDSW=-5 PK2=6.450505E-5 WKETA=-4.27294E-4 LKETA=-0.0104078 ++ PU0=6.3268729 PUA=2.226552E-11 PUB=0 PVSAT=969.1480157 PETA0=1E-4 PKETA=-1.049509E-3) diff --git a/library/SubcircuitLibrary/ixdd414/PMOS-180nm.lib b/library/SubcircuitLibrary/ixdd414/PMOS-180nm.lib new file mode 100644 index 00000000..032b5b95 --- /dev/null +++ b/library/SubcircuitLibrary/ixdd414/PMOS-180nm.lib @@ -0,0 +1,11 @@ +.model CMOSP PMOS (LEVEL=8 VERSION=3.2 TNOM=27 TOX=4.1E-9 XJ=1E-7 NCH=4.1589E17 VTH0=-0.3938813 K1=0.5479015 ++ K2=0.0360586 K3=0.0993095 K3B=5.7086622 W0=1E-6 NLX=1.313191E-7 DVT0W=0 DVT1W=0 DVT2W=0 DVT0=0.4911363 ++ DVT1=0.2227356 DVT2=0.1 U0=115.6852975 UA=1.505832E-9 UB=1E-21 UC=-1E-10 VSAT=1.329694E5 A0=1.7590478 ++ AGS=0.3641621 B0=3.427126E-7 B1=1.062928E-6 KETA=0.0134667 A1=0.6859506 A2=0.3506788 RDSW=168.5705677 ++ PRWG=0.5 PRWB=-0.4987371 WR=1 WINT=0 LINT=3.028832E-8 XL=0 XW=-1E-8 DWG=-2.349633E-8 DWB=-7.152486E-9 ++ VOFF=-0.0994037 NFACTOR=1.9424315 CIT=0 CDSC=2.4E-4 CDSCD=0 CDSCB=0 ETA0=0.0608072 ETAB=-0.0426148 ++ DSUB=0.7343015 PCLM=3.2579974 PDIBLC1=7.229527E-6 PDIBLC2=0.025389 PDIBLCB=-1E-3 DROUT=0 PSCBE1=1.454878E10 ++ PSCBE2=4.202027E-9 PVAG=15 DELTA=0.01 RSH=7.8 MOBMOD=1 PRT=0 UTE=-1.5 KT1=-0.11 KT1L=0 KT2=0.022 UA1=4.31E-9 ++ UB1=-7.61E-18 UC1=-5.6E-11 AT=3.3E4 WL=0 WLN=1 WW=0 WWN=1 WWL=0 LL=0 LLN=1 LW=0 LWN=1 LWL=0 CAPMOD=2 XPART=0.5 ++ CGDO=6.32E-10 CGSO=6.32E-10 CGBO=1E-12 CJ=1.172138E-3 PB=0.8421173 MJ=0.4109788 CJSW=2.242609E-10 PBSW=0.8 + MJSW=0.3752089 CJSWG=4.22E-10 PBSWG=0.8 MJSWG=0.3752089 CF=0 PVTH0=1.888482E-3 PRDSW=11.5315407 PK2=1.559399E-3 ++ WKETA=0.0319301 LKETA=2.955547E-3 PU0=-1.1105313 PUA=-4.62102E-11 PUB=1E-21 PVSAT=50 PETA0=1E-4 PKETA=-4.346368E-3) diff --git a/library/SubcircuitLibrary/ixdd414/analysis b/library/SubcircuitLibrary/ixdd414/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/ixdd414/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00 \ No newline at end of file diff --git a/library/SubcircuitLibrary/ixdd414/ixdd414-cache.lib b/library/SubcircuitLibrary/ixdd414/ixdd414-cache.lib new file mode 100644 index 00000000..bd238928 --- /dev/null +++ b/library/SubcircuitLibrary/ixdd414/ixdd414-cache.lib @@ -0,0 +1,143 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# eSim_Diode +# +DEF eSim_Diode D 0 40 N N 1 F N +F0 "D" 0 100 50 H V C CNN +F1 "eSim_Diode" 0 -100 50 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +$FPLIST + TO-???* + *SingleDiode + *_Diode_* + *SingleDiode* + D_* +$ENDFPLIST +DRAW +T 0 -100 50 60 0 0 0 A Normal 0 C C +T 0 100 50 60 0 0 0 K Normal 0 C C +P 2 0 1 6 50 50 50 -50 N +P 3 0 1 0 -50 50 50 0 -50 -50 F +X A 1 -150 0 100 R 40 40 1 1 P +X K 2 150 0 100 L 40 40 1 1 P +ENDDRAW +ENDDEF +# +# eSim_MOS_N +# +DEF eSim_MOS_N M 0 0 Y N 1 F N +F0 "M" 0 -150 50 H V R CNN +F1 "eSim_MOS_N" 100 -50 50 H V R CNN +F2 "" 300 -300 29 H V C CNN +F3 "" 100 -200 60 H V C CNN +ALIAS mosfet_n +DRAW +C 150 -200 111 0 1 10 N +P 2 0 1 10 130 -290 130 -250 N +P 2 0 1 0 130 -270 200 -270 N +P 2 0 1 10 130 -220 130 -180 N +P 2 0 1 0 130 -200 200 -200 N +P 2 0 1 10 130 -150 130 -110 N +P 2 0 1 0 130 -130 200 -130 N +P 2 0 1 0 200 -300 200 -270 N +P 2 0 1 0 200 -130 200 -100 N +P 3 0 1 10 110 -275 110 -125 110 -125 N +P 3 0 1 0 200 -200 300 -200 300 -250 N +P 4 0 1 0 140 -200 180 -215 180 -185 140 -200 F +X D 1 200 0 100 D 50 50 1 1 P +X G 2 -100 -200 210 R 50 50 1 1 P +X S 3 200 -400 100 U 50 50 1 1 P +X B 4 300 -350 98 U 47 47 1 1 P +ENDDRAW +ENDDEF +# +# eSim_MOS_P +# +DEF eSim_MOS_P M 0 0 Y N 1 F N +F0 "M" -50 50 50 H V R CNN +F1 "eSim_MOS_P" 50 150 50 H V R CNN +F2 "" 250 100 29 H V C CNN +F3 "" 50 0 60 H V C CNN +ALIAS mosfet_p +DRAW +C 100 0 111 0 1 10 N +P 2 0 1 0 80 -70 150 -70 N +P 2 0 1 10 80 -50 80 -90 N +P 2 0 1 0 80 0 150 0 N +P 2 0 1 10 80 20 80 -20 N +P 2 0 1 0 80 70 150 70 N +P 2 0 1 10 80 90 80 50 N +P 2 0 1 0 150 -70 150 -100 N +P 2 0 1 0 150 100 150 70 N +P 3 0 1 10 60 75 60 -75 60 -75 N +P 3 0 1 0 150 0 250 0 250 -50 N +P 4 0 1 0 140 0 100 -15 100 15 140 0 F +X D 1 150 200 100 D 50 50 1 1 P +X G 2 -150 0 210 R 50 50 1 1 P +X S 3 150 -200 100 U 50 50 1 1 P +X B 4 250 -150 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_R +# +DEF eSim_R R 0 0 N Y 1 F N +F0 "R" 50 130 50 H V C CNN +F1 "eSim_R" 50 -50 50 H V C CNN +F2 "" 50 -20 30 H V C CNN +F3 "" 50 50 30 V V C CNN +ALIAS resistor +$FPLIST + R_* + Resistor_* +$ENDFPLIST +DRAW +S 150 10 -50 90 0 1 10 N +X ~ 1 -100 50 50 R 60 60 1 1 P +X ~ 2 200 50 50 L 60 60 1 1 P +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/ixdd414/ixdd414.cir b/library/SubcircuitLibrary/ixdd414/ixdd414.cir new file mode 100644 index 00000000..67134541 --- /dev/null +++ b/library/SubcircuitLibrary/ixdd414/ixdd414.cir @@ -0,0 +1,34 @@ +* C:\Users\Chaithu\FOSSEE\eSim\library\SubcircuitLibrary\ixdd414\ixdd414.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 6/3/2025 2:42:19 PM + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +M1 Net-_D1-Pad2_ Net-_M1-Pad2_ Net-_M1-Pad3_ Net-_D1-Pad2_ mosfet_p +M2 Net-_M1-Pad3_ Net-_M17-Pad1_ Net-_D2-Pad1_ Net-_D2-Pad1_ mosfet_n +U1 Net-_D1-Pad2_ Net-_D1-Pad1_ Net-_D3-Pad1_ Net-_D2-Pad1_ Net-_M1-Pad3_ PORT +D1 Net-_D1-Pad1_ Net-_D1-Pad2_ eSim_Diode +D2 Net-_D2-Pad1_ Net-_D1-Pad1_ eSim_Diode +M3 Net-_M10-Pad2_ Net-_D1-Pad1_ Net-_D2-Pad1_ Net-_D2-Pad1_ mosfet_n +M4 Net-_D1-Pad2_ Net-_D1-Pad1_ Net-_M10-Pad2_ Net-_D1-Pad2_ mosfet_p +R1 Net-_D1-Pad2_ Net-_D3-Pad1_ 200k +D4 Net-_D2-Pad1_ Net-_D3-Pad1_ eSim_Diode +D3 Net-_D3-Pad1_ Net-_D1-Pad2_ eSim_Diode +M6 Net-_D1-Pad2_ Net-_D3-Pad1_ Net-_M5-Pad1_ Net-_D1-Pad2_ mosfet_p +M5 Net-_M5-Pad1_ Net-_D3-Pad1_ Net-_D2-Pad1_ Net-_D2-Pad1_ mosfet_n +M8 Net-_D1-Pad2_ Net-_M5-Pad1_ Net-_M8-Pad3_ Net-_D1-Pad2_ mosfet_p +M9 Net-_M8-Pad3_ Net-_M10-Pad2_ Net-_M10-Pad1_ Net-_D1-Pad2_ mosfet_p +M7 Net-_M10-Pad1_ Net-_M5-Pad1_ Net-_D2-Pad1_ Net-_D2-Pad1_ mosfet_n +M10 Net-_M10-Pad1_ Net-_M10-Pad2_ Net-_D2-Pad1_ Net-_D2-Pad1_ mosfet_n +M12 Net-_D1-Pad2_ Net-_M10-Pad1_ Net-_M1-Pad2_ Net-_D1-Pad2_ mosfet_p +M11 Net-_M1-Pad2_ Net-_M10-Pad1_ Net-_D2-Pad1_ Net-_D2-Pad1_ mosfet_n +M13 Net-_D1-Pad2_ Net-_M10-Pad2_ Net-_M13-Pad3_ Net-_D1-Pad2_ mosfet_p +M16 Net-_D1-Pad2_ Net-_D3-Pad1_ Net-_M13-Pad3_ Net-_D1-Pad2_ mosfet_p +M18 Net-_D1-Pad2_ Net-_M13-Pad3_ Net-_M17-Pad1_ Net-_D1-Pad2_ mosfet_p +M15 Net-_M14-Pad3_ Net-_M10-Pad2_ Net-_D2-Pad1_ Net-_D2-Pad1_ mosfet_n +M14 Net-_M13-Pad3_ Net-_D3-Pad1_ Net-_M14-Pad3_ Net-_D2-Pad1_ mosfet_n +M17 Net-_M17-Pad1_ Net-_M13-Pad3_ Net-_D2-Pad1_ Net-_D2-Pad1_ mosfet_n + +.end diff --git a/library/SubcircuitLibrary/ixdd414/ixdd414.cir.out b/library/SubcircuitLibrary/ixdd414/ixdd414.cir.out new file mode 100644 index 00000000..9e493e2f --- /dev/null +++ b/library/SubcircuitLibrary/ixdd414/ixdd414.cir.out @@ -0,0 +1,38 @@ +* c:\users\chaithu\fossee\esim\library\subcircuitlibrary\ixdd414\ixdd414.cir + +.include NMOS-180nm.lib +.include PMOS-180nm.lib +.include D.lib +m1 net-_d1-pad2_ net-_m1-pad2_ net-_m1-pad3_ net-_d1-pad2_ CMOSP W=100u L=100u M=1 +m2 net-_m1-pad3_ net-_m17-pad1_ net-_d2-pad1_ net-_d2-pad1_ CMOSN W=100u L=100u M=1 +* u1 net-_d1-pad2_ net-_d1-pad1_ net-_d3-pad1_ net-_d2-pad1_ net-_m1-pad3_ port +d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148 +d2 net-_d2-pad1_ net-_d1-pad1_ 1N4148 +m3 net-_m10-pad2_ net-_d1-pad1_ net-_d2-pad1_ net-_d2-pad1_ CMOSN W=100u L=100u M=1 +m4 net-_d1-pad2_ net-_d1-pad1_ net-_m10-pad2_ net-_d1-pad2_ CMOSP W=100u L=100u M=1 +r1 net-_d1-pad2_ net-_d3-pad1_ 200k +d4 net-_d2-pad1_ net-_d3-pad1_ 1N4148 +d3 net-_d3-pad1_ net-_d1-pad2_ 1N4148 +m6 net-_d1-pad2_ net-_d3-pad1_ net-_m5-pad1_ net-_d1-pad2_ CMOSP W=100u L=100u M=1 +m5 net-_m5-pad1_ net-_d3-pad1_ net-_d2-pad1_ net-_d2-pad1_ CMOSN W=100u L=100u M=1 +m8 net-_d1-pad2_ net-_m5-pad1_ net-_m8-pad3_ net-_d1-pad2_ CMOSP W=100u L=100u M=1 +m9 net-_m8-pad3_ net-_m10-pad2_ net-_m10-pad1_ net-_d1-pad2_ CMOSP W=100u L=100u M=1 +m7 net-_m10-pad1_ net-_m5-pad1_ net-_d2-pad1_ net-_d2-pad1_ CMOSN W=100u L=100u M=1 +m10 net-_m10-pad1_ net-_m10-pad2_ net-_d2-pad1_ net-_d2-pad1_ CMOSN W=100u L=100u M=1 +m12 net-_d1-pad2_ net-_m10-pad1_ net-_m1-pad2_ net-_d1-pad2_ CMOSP W=100u L=100u M=1 +m11 net-_m1-pad2_ net-_m10-pad1_ net-_d2-pad1_ net-_d2-pad1_ CMOSN W=100u L=100u M=1 +m13 net-_d1-pad2_ net-_m10-pad2_ net-_m13-pad3_ net-_d1-pad2_ CMOSP W=100u L=100u M=1 +m16 net-_d1-pad2_ net-_d3-pad1_ net-_m13-pad3_ net-_d1-pad2_ CMOSP W=100u L=100u M=1 +m18 net-_d1-pad2_ net-_m13-pad3_ net-_m17-pad1_ net-_d1-pad2_ CMOSP W=100u L=100u M=1 +m15 net-_m14-pad3_ net-_m10-pad2_ net-_d2-pad1_ net-_d2-pad1_ CMOSN W=100u L=100u M=1 +m14 net-_m13-pad3_ net-_d3-pad1_ net-_m14-pad3_ net-_d2-pad1_ CMOSN W=100u L=100u M=1 +m17 net-_m17-pad1_ net-_m13-pad3_ net-_d2-pad1_ net-_d2-pad1_ CMOSN W=100u L=100u M=1 +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/ixdd414/ixdd414.dcm b/library/SubcircuitLibrary/ixdd414/ixdd414.dcm new file mode 100644 index 00000000..1980d0d1 --- /dev/null +++ b/library/SubcircuitLibrary/ixdd414/ixdd414.dcm @@ -0,0 +1,7 @@ +EESchema-DOCLIB Version 2.0 +# +$CMP SCR +D Thyristor +$ENDCMP +# +#End Doc Library diff --git a/library/SubcircuitLibrary/ixdd414/ixdd414.lib b/library/SubcircuitLibrary/ixdd414/ixdd414.lib new file mode 100644 index 00000000..8c98b91c --- /dev/null +++ b/library/SubcircuitLibrary/ixdd414/ixdd414.lib @@ -0,0 +1,1137 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# 10bitDAC +# +DEF 10bitDAC X 0 40 Y Y 1 F N +F0 "X" 0 50 60 H V C CNN +F1 "10bitDAC" -50 -50 60 H V C CNN +F2 "" 0 50 60 H I C CNN +F3 "" 0 50 60 H I C CNN +DRAW +S -500 500 400 -600 0 1 0 N +X D0 1 -700 -500 200 R 50 50 1 1 I +X D1 2 -700 -400 200 R 50 50 1 1 I +X D2 3 -700 -300 200 R 50 50 1 1 I +X D3 4 -700 -200 200 R 50 50 1 1 I +X D4 5 -700 -100 200 R 50 50 1 1 I +X D5 6 -700 0 200 R 50 50 1 1 I +X D6 7 -700 100 200 R 50 50 1 1 I +X D7 8 -700 200 200 R 50 50 1 1 I +X D8 9 -700 300 200 R 50 50 1 1 I +X D9 10 -700 400 200 R 50 50 1 1 I +X AnalogOut 11 600 350 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 2BITMUL +# +DEF 2BITMUL X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "2BITMUL" 0 0 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -300 400 300 -400 0 1 0 N +X A0 1 -500 300 200 R 50 50 1 1 I +X A1 2 -500 150 200 R 50 50 1 1 I +X B0 3 -500 -50 200 R 50 50 1 1 I +X B1 4 -500 -250 200 R 50 50 1 1 I +X M0 5 500 250 200 L 50 50 1 1 O +X M1 6 500 100 200 L 50 50 1 1 O +X M2 7 500 -50 200 L 50 50 1 1 O +X M3 8 500 -250 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 3_and +# +DEF 3_and X 0 40 Y Y 1 F N +F0 "X" 100 -50 60 H V C CNN +F1 "3_and" 150 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 150 50 158 716 -716 0 1 0 N 200 200 200 -100 +P 2 0 1 0 -150 200 200 200 N +P 3 0 1 0 -150 200 -150 -100 200 -100 N +X in1 1 -350 150 200 R 50 50 1 1 I +X in2 2 -350 50 200 R 50 50 1 1 I +X in3 3 -350 -50 200 R 50 50 1 1 I +X out 4 500 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 4_OR +# +DEF 4_OR X 0 40 Y Y 1 F N +F0 "X" 150 -100 60 H V C CNN +F1 "4_OR" 150 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -800 0 650 226 -226 0 1 0 N -200 250 -200 -250 +A -73 134 444 -599 -176 0 1 0 N 150 -250 350 0 +A -30 -99 393 627 146 0 1 0 N 150 250 350 0 +P 2 0 1 0 -200 -250 150 -250 N +P 2 0 1 0 -200 250 150 250 N +X in1 1 -350 150 200 R 50 50 1 1 I +X in2 2 -350 50 200 R 50 50 1 1 I +X in3 3 -350 -50 200 R 50 50 1 1 I +X in4 4 -350 -150 200 R 50 50 1 1 I +X out 5 550 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 4_and +# +DEF 4_and X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "4_and" 100 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 100 0 206 760 -760 0 1 0 N 150 200 150 -200 +P 2 0 1 0 -200 200 150 200 N +P 4 0 1 0 -200 200 -200 -200 50 -200 150 -200 N +X in1 1 -400 150 200 R 50 50 1 1 I +X in2 2 -400 50 200 R 50 50 1 1 I +X in3 3 -400 -50 200 R 50 50 1 1 I +X in4 4 -400 -150 200 R 50 50 1 1 I +X out 5 500 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 556 +# +DEF 556 X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "556" 0 0 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -300 400 250 -550 0 1 0 N +X dis1 1 -500 150 200 R 50 50 1 1 I +X thr1 2 -500 -150 200 R 50 50 1 1 I +X cv1 3 -150 -750 200 U 50 50 1 1 I +X rst1 4 -200 600 200 D 50 50 1 1 I +X out1 5 -500 0 200 R 50 50 1 1 O +X trig1 6 -500 -300 200 R 50 50 1 1 I +X gnd 7 0 -750 200 U 50 50 1 1 I +X trig2 8 450 -300 200 L 50 50 1 1 I +X out2 9 450 0 200 L 50 50 1 1 O +X rst2 10 100 600 200 D 50 50 1 1 I +X cv2 11 150 -750 200 U 50 50 1 1 I +X thr2 12 450 -150 200 L 50 50 1 1 I +X dis2 13 450 150 200 L 50 50 1 1 I +X vcc 14 -50 600 200 D 50 50 1 1 I +ENDDRAW +ENDDEF +# +# 5_and +# +DEF 5_and X 0 40 Y Y 1 F N +F0 "X" 50 -100 60 H V C CNN +F1 "5_and" 100 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 100 0 255 787 -787 0 1 0 N 150 250 150 -250 +P 2 0 1 0 -250 250 150 250 N +P 3 0 1 0 -250 250 -250 -250 150 -250 N +X in1 1 -450 200 200 R 50 50 1 1 I +X in2 2 -450 100 200 R 50 50 1 1 I +X in3 3 -450 0 200 R 50 50 1 1 I +X in4 4 -450 -100 200 R 50 50 1 1 I +X in5 5 -450 -200 200 R 50 50 1 1 I +X out 6 550 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 74194 +# +DEF 74194 X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "74194" 0 250 60 H V C CNN +F2 "" 50 -50 60 H I C CNN +F3 "" 50 -50 60 H I C CNN +DRAW +S -150 150 200 -250 0 1 0 N +X clk 1 -350 100 200 R 31 31 1 1 I +X d0 2 -350 50 200 R 31 31 1 1 I +X dsr 3 -350 0 200 R 31 31 1 1 I +X d1 4 -350 -50 200 R 31 31 1 1 I +X d2 5 -350 -100 200 R 31 31 1 1 I +X d3 6 -350 -150 200 R 31 31 1 1 I +X dsl 7 -350 -200 200 R 31 31 1 1 I +X rst 8 400 100 200 L 31 31 1 1 I +X sel1 9 400 50 200 L 31 31 1 1 I +X sel0 10 400 0 200 L 31 31 1 1 I +X q0 11 400 -50 200 L 31 31 1 1 O +X q1 12 400 -100 200 L 31 31 1 1 O +X q2 13 400 -150 200 L 31 31 1 1 O +X q3 14 400 -200 200 L 31 31 1 1 O +ENDDRAW +ENDDEF +# +# 74hc194 +# +DEF 74hc194 X 0 40 Y Y 1 F N +F0 "X" 0 -200 60 H V C CNN +F1 "74hc194" 0 0 39 H V C CNN +F2 "" 0 -200 60 H I C CNN +F3 "" 0 -200 60 H I C CNN +DRAW +S 300 -300 300 -300 0 1 0 N +S -300 250 300 -450 1 1 0 N +X dsr 1 -500 200 200 R 39 39 1 1 I +X s0 2 -500 100 200 R 39 39 1 1 I +X s1 3 -500 0 200 R 39 39 1 1 I +X d0 4 -500 -100 200 R 39 39 1 1 I +X clk 5 -500 -200 200 R 39 39 1 1 I +X rst 6 -500 -300 200 R 39 39 1 1 I +X q0 7 500 200 200 L 39 39 1 1 O +X d1 8 500 100 200 L 39 39 1 1 I +X q1 9 500 0 200 L 39 39 1 1 O +X d2 10 500 -100 200 L 39 39 1 1 I +X q2 11 500 -200 200 L 39 39 1 1 O +X d3 12 500 -300 200 L 39 39 1 1 I +X dsl 13 -500 -400 200 R 39 39 1 1 I +X q3 14 500 -400 200 L 39 39 1 1 O +ENDDRAW +ENDDEF +# +# CD4007 +# +DEF CD4007 X 0 40 Y Y 1 F N +F0 "X" 0 0 39 H V C CNN +F1 "CD4007" 0 100 39 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -250 250 250 -150 0 1 0 N +S 250 -200 250 -200 0 1 0 N +X G1 1 -450 200 200 R 31 31 1 1 I +X GND 2 -450 150 200 R 31 31 1 1 I +X vdd 3 -450 100 200 R 31 31 1 1 I +X Dp1 4 -450 50 200 R 31 31 1 1 B +X DN1 5 -450 0 200 R 31 31 1 1 B +X g2 6 -450 -50 200 R 31 31 1 1 I +X Dp2 7 -450 -100 200 R 31 31 1 1 B +X Sn2 8 450 200 200 L 31 31 1 1 B +X Sp2 9 450 150 200 L 31 31 1 1 B +X Dn2 10 450 100 200 L 31 31 1 1 B +X g3 11 450 50 200 L 31 31 1 1 I +X SN3 12 450 0 200 L 31 31 1 1 B +X SP3 13 450 -50 200 L 31 31 1 1 B +X DN3 14 450 -100 200 L 31 31 1 1 B +ENDDRAW +ENDDEF +# +# CMOS_NAND +# +DEF CMOS_NAND X 0 40 Y Y 1 F N +F0 "X" -100 -150 60 H V C CNN +F1 "CMOS_NAND" 0 -50 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +A 150 -50 381 668 -668 0 1 0 N 300 300 300 -400 +C 550 0 50 0 1 0 N +P 2 0 1 0 -350 300 300 300 N +P 3 0 1 0 -350 300 -350 -400 300 -400 N +X in1 1 -550 250 200 R 50 50 1 1 I +X in2 2 -550 -300 200 R 50 50 1 1 I +X out 3 800 0 279 L 79 79 1 1 I +ENDDRAW +ENDDEF +# +# Clock_pulse_generator +# +DEF Clock_pulse_generator X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "Clock_pulse_generator" 0 -100 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -550 200 600 -300 0 1 0 N +X Vdd 1 -750 100 200 R 50 50 1 1 I +X R 2 -750 -50 200 R 50 50 1 1 I +X C 3 -750 -200 200 R 50 50 1 1 I +X Clkout 4 800 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# IC_4002 +# +DEF IC_4002 X 0 40 Y Y 1 F N +F0 "X" 0 150 60 H V C CNN +F1 "IC_4002" 0 0 60 H V C CNN +F2 "" 50 -150 60 H V C CNN +F3 "" 50 -150 60 H V C CNN +DRAW +S -250 350 250 -400 0 1 0 N +X 1Y 1 -450 250 200 R 50 50 1 1 O +X 1A 2 -450 150 200 R 50 50 1 1 I +X 1B 3 -450 50 200 R 50 50 1 1 I +X 1C 4 -450 -50 200 R 50 50 1 1 I +X 1D 5 -450 -150 200 R 50 50 1 1 I +X NC 6 -450 -250 200 R 50 50 1 1 I +X GND 7 -450 -350 200 R 50 50 1 1 I +X NC 8 450 -350 200 L 50 50 1 1 I +X 2A 9 450 -250 200 L 50 50 1 1 I +X 2B 10 450 -150 200 L 50 50 1 1 I +X 2C 11 450 -50 200 L 50 50 1 1 I +X 2D 12 450 50 200 L 50 50 1 1 I +X 2Y 13 450 150 200 L 50 50 1 1 O +X VCC 14 450 250 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_4012 +# +DEF IC_4012 X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "IC_4012" 0 200 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -300 400 350 -400 0 1 0 N +X Q1 1 -500 300 200 R 50 50 1 1 O +X A1 2 -500 200 200 R 50 50 1 1 I +X B1 3 -500 100 200 R 50 50 1 1 I +X C1 4 -500 0 200 R 50 50 1 1 I +X D1 5 -500 -100 200 R 50 50 1 1 I +X NC 6 -500 -200 200 R 50 50 1 1 N +X VSS 7 -500 -300 200 R 50 50 1 1 I +X NC 8 550 -300 200 L 50 50 1 1 N +X A2 9 550 -200 200 L 50 50 1 1 I +X B2 10 550 -100 200 L 50 50 1 1 I +X C2 11 550 0 200 L 50 50 1 1 I +X D2 12 550 100 200 L 50 50 1 1 I +X Q2 13 550 200 200 L 50 50 1 1 O +X VDD 14 550 300 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_4017 +# +DEF IC_4017 X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "IC_4017" 0 0 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -350 850 400 -850 0 1 0 N +X 1 1 600 650 200 L 50 50 1 1 O +X 2 2 600 500 200 L 50 50 1 1 O +X 3 3 600 350 200 L 50 50 1 1 O +X 4 4 600 200 200 L 50 50 1 1 O +X 5 5 600 50 200 L 50 50 1 1 O +X 6 6 600 -100 200 L 50 50 1 1 O +X 7 7 600 -250 200 L 50 50 1 1 O +X 8 8 600 -400 200 L 50 50 1 1 O +X 9 9 600 -600 200 L 50 50 1 1 O +X 10 10 600 -750 200 L 50 50 1 1 O +X RST 11 -550 -400 200 R 50 50 1 1 I +X CLK 12 -550 350 200 R 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_4023 +# +DEF IC_4023 X 0 40 Y Y 1 F N +F0 "X" 0 -100 60 H V C CNN +F1 "IC_4023" 0 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -300 450 300 -450 0 1 0 N +X A1 1 -500 300 200 R 50 50 1 1 I +X B1 2 -500 200 200 R 50 50 1 1 I +X A2 3 -500 100 200 R 50 50 1 1 I +X B2 4 -500 0 200 R 50 50 1 1 I +X C2 5 -500 -100 200 R 50 50 1 1 I +X Q2 6 -500 -200 200 R 50 50 1 1 O +X Vss 7 -500 -300 200 R 50 50 1 1 I +X C1 8 500 -300 200 L 50 50 1 1 I +X Q1 9 500 -200 200 L 50 50 1 1 O +X Q3 10 500 -100 200 L 50 50 1 1 O +X C3 11 500 0 200 L 50 50 1 1 I +X B3 12 500 100 200 L 50 50 1 1 I +X A3 13 500 200 200 L 50 50 1 1 I +X Vdd 14 500 300 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_4028 +# +DEF IC_4028 X 0 40 Y Y 1 F N +F0 "X" 0 -100 60 H V C CNN +F1 "IC_4028" 0 50 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -300 450 300 -450 0 1 0 N +X Q4 1 -500 350 200 R 50 50 1 1 O +X Q2 2 -500 250 200 R 50 50 1 1 O +X Q0 3 -500 150 200 R 50 50 1 1 O +X Q7 4 -500 50 200 R 50 50 1 1 O +X Q9 5 -500 -50 200 R 50 50 1 1 O +X Q5 6 -500 -150 200 R 50 50 1 1 O +X Q6 7 -500 -250 200 R 50 50 1 1 O +X Vss 8 -500 -350 200 R 50 50 1 1 I +X Q8 9 500 -350 200 L 50 50 1 1 O +X A0 10 500 -250 200 L 50 50 1 1 I +X A3 11 500 -150 200 L 50 50 1 1 I +X A2 12 500 -50 200 L 50 50 1 1 I +X A1 13 500 50 200 L 50 50 1 1 I +X Q1 14 500 150 200 L 50 50 1 1 O +X Q3 15 500 250 200 L 50 50 1 1 O +X Vdd 16 500 350 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# IC_4073 +# +DEF IC_4073 X 0 40 Y Y 1 F N +F0 "X" 0 -100 60 H V C CNN +F1 "IC_4073" 0 50 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -300 400 300 -400 0 1 0 N +X A1 1 -500 300 200 R 50 50 1 1 I +X B1 2 -500 200 200 R 50 50 1 1 I +X A2 3 -500 100 200 R 50 50 1 1 I +X B2 4 -500 0 200 R 50 50 1 1 I +X C2 5 -500 -100 200 R 50 50 1 1 I +X Q2 6 -500 -200 200 R 50 50 1 1 O +X Vss 7 -500 -300 200 R 50 50 1 1 I +X C1 8 500 -300 200 L 50 50 1 1 I +X Q1 9 500 -200 200 L 50 50 1 1 O +X Q3 10 500 -100 200 L 50 50 1 1 O +X A3 11 500 0 200 L 50 50 1 1 I +X B3 12 500 100 200 L 50 50 1 1 I +X C3 13 500 200 200 L 50 50 1 1 I +X Vdd 14 500 300 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_74153 +# +DEF IC_74153 X 0 40 Y Y 1 F N +F0 "X" 100 50 60 H V C CNN +F1 "IC_74153" 100 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +T 0 100 -200 60 0 0 0 4:1 Normal 0 C C +T 0 100 -100 60 0 0 0 DUAL Normal 0 C C +T 0 100 -300 60 0 0 0 MUX Normal 0 C C +S -200 500 350 -550 0 1 0 N +X a0 1 -400 350 200 R 50 50 1 1 I +X a1 2 -400 250 200 R 50 50 1 1 I +X a2 3 -400 150 200 R 50 50 1 1 I +X a3 4 -400 50 200 R 50 50 1 1 I +X EA 5 0 700 200 D 50 50 1 1 I I +X b0 6 -400 -150 200 R 50 50 1 1 I +X b1 7 -400 -250 200 R 50 50 1 1 I +X b2 8 -400 -350 200 R 50 50 1 1 I +X b3 9 -400 -450 200 R 50 50 1 1 I +X EB 10 200 700 200 D 50 50 1 1 I I +X s1 11 50 -750 200 U 50 50 1 1 I +X s0 12 150 -750 200 U 50 50 1 1 I +X ya 13 550 250 200 L 50 50 1 1 O +X yb 14 550 -300 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# IC_74154 +# +DEF IC_74154 X 0 40 Y Y 1 F N +F0 "X" 0 -200 60 H V C CNN +F1 "IC_74154" 50 -50 60 H V C CNN +F2 "" 0 50 60 H V C CNN +F3 "" 0 50 60 H V C CNN +DRAW +T 0 0 400 60 0 0 0 4:16~ Normal 0 C C +T 0 0 250 60 0 0 0 decoder Normal 0 C C +S -350 700 400 -700 0 0 0 N +X ~Y0 1 -550 550 200 R 50 50 1 1 O I +X ~Y1 2 -550 450 200 R 50 50 1 1 O I +X ~Y2 3 -550 350 200 R 50 50 1 1 O I +X ~Y3 4 -550 250 200 R 50 50 1 1 O I +X ~Y4 5 -550 150 200 R 50 50 1 1 O I +X ~Y5 6 -550 50 200 R 50 50 1 1 O I +X ~Y6 7 -550 -50 200 R 50 50 1 1 O I +X ~Y7 8 -550 -150 200 R 50 50 1 1 O I +X ~Y8 9 -550 -250 200 R 50 50 1 1 O I +X ~Y9 10 -550 -350 200 R 50 50 1 1 O I +X A3 20 600 150 200 L 50 50 1 1 I +X ~Y10 11 -550 -450 200 R 50 50 1 1 O I +X A2 21 600 250 200 L 50 50 1 1 I +X GND 12 -550 -550 200 R 50 50 1 1 I +X A1 22 600 350 200 L 50 50 1 1 I +X ~Y11 13 600 -550 200 L 50 50 1 1 O I +X A0 23 600 450 200 L 50 50 1 1 I +X ~Y12 14 600 -450 200 L 50 50 1 1 O I +X Vcc 24 600 550 200 L 50 50 1 1 I +X ~Y13 15 600 -350 200 L 50 50 1 1 O I +X ~Y14 16 600 -250 200 L 50 50 1 1 O I +X ~Y15 17 600 -150 200 L 50 50 1 1 O I +X ~E0 18 600 -50 200 L 50 50 1 1 I I +X ~E1 19 600 50 200 L 50 50 1 1 I I +ENDDRAW +ENDDEF +# +# IC_74157 +# +DEF IC_74157 X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "IC_74157" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +T 0 50 -300 60 0 0 0 2:1 Normal 0 C C +T 0 50 -400 60 0 0 0 MUX Normal 0 C C +T 0 50 -200 60 0 0 0 QUAD Normal 0 C C +S -350 550 400 -650 0 1 0 N +X a0 1 -550 450 200 R 50 50 1 1 I +X a1 2 -550 300 200 R 50 50 1 1 I +X b0 3 -550 200 200 R 50 50 1 1 I +X b1 4 -550 100 200 R 50 50 1 1 I +X c0 5 -550 0 200 R 50 50 1 1 I +X c1 6 -550 -100 200 R 50 50 1 1 I +X d0 7 -550 -200 200 R 50 50 1 1 I +X d1 8 -550 -300 200 R 50 50 1 1 I +X EN 9 -550 -550 200 R 50 50 1 1 I I +X S 10 -550 -450 200 R 50 50 1 1 I +X Yd 11 600 0 200 L 50 50 1 1 O +X Ya 12 600 300 200 L 50 50 1 1 O +X Yb 13 600 200 200 L 50 50 1 1 O +X Yc 14 600 100 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# IC_7485 +# +DEF IC_7485 X 0 40 Y Y 1 F N +F0 "X" -50 -100 60 H V C CNN +F1 "IC_7485" -50 50 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +T 0 0 550 60 0 0 0 4~BIT~comparator Normal 0 C C +S -350 450 400 -400 0 1 0 N +X AB(in) 3 600 -300 200 L 50 50 1 1 I +X A3 4 -550 100 200 R 50 50 1 1 I +X B3 5 -550 -350 200 R 50 50 1 1 I +X A2 6 -550 200 200 R 50 50 1 1 I +X B2 7 -550 -250 200 R 50 50 1 1 I +X A1 8 -550 300 200 R 50 50 1 1 I +X B1 9 -550 -150 200 R 50 50 1 1 I +X A0 10 -550 400 200 R 50 50 1 1 I +X B0 11 -550 -50 200 R 50 50 1 1 I +X A>B(out) 12 600 350 200 L 50 50 1 1 O +X A=B(out) 13 600 250 200 L 50 50 1 1 O +X Aadc_bridged_inverteradc_bridged_ord_andd_inverterdac_bridgedac_bridgeC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.libC:\Users\Chaithu\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.libtruefalsefalseHzHz0Volts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesVolts or Amperessecsecsec \ No newline at end of file -- cgit