From 22ee1369f8672fe03416e8c4652787426766909e Mon Sep 17 00:00:00 2001 From: velugotiashokkumar Date: Sun, 8 Jun 2025 17:45:37 +0530 Subject: SN54154 --- .../SubcircuitLibrary/SN54154/SN54154-cache.lib | 35 + library/SubcircuitLibrary/SN54154/SN54154.cir | 101 ++ library/SubcircuitLibrary/SN54154/SN54154.cir.out | 375 +++++ library/SubcircuitLibrary/SN54154/SN54154.pro | 73 + library/SubcircuitLibrary/SN54154/SN54154.sch | 1644 ++++++++++++++++++++ library/SubcircuitLibrary/SN54154/SN54154.sub | 277 ++++ .../SN54154/SN54154_Previous_Values.xml | 1 + library/SubcircuitLibrary/SN54154/analysis | 1 + 8 files changed, 2507 insertions(+) create mode 100644 library/SubcircuitLibrary/SN54154/SN54154-cache.lib create mode 100644 library/SubcircuitLibrary/SN54154/SN54154.cir create mode 100644 library/SubcircuitLibrary/SN54154/SN54154.cir.out create mode 100644 library/SubcircuitLibrary/SN54154/SN54154.pro create mode 100644 library/SubcircuitLibrary/SN54154/SN54154.sch create mode 100644 library/SubcircuitLibrary/SN54154/SN54154.sub create mode 100644 library/SubcircuitLibrary/SN54154/SN54154_Previous_Values.xml create mode 100644 library/SubcircuitLibrary/SN54154/analysis diff --git a/library/SubcircuitLibrary/SN54154/SN54154-cache.lib b/library/SubcircuitLibrary/SN54154/SN54154-cache.lib new file mode 100644 index 00000000..2a9c1f16 --- /dev/null +++ b/library/SubcircuitLibrary/SN54154/SN54154-cache.lib @@ -0,0 +1,35 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/SN54154/SN54154.cir b/library/SubcircuitLibrary/SN54154/SN54154.cir new file mode 100644 index 00000000..d936010b --- /dev/null +++ b/library/SubcircuitLibrary/SN54154/SN54154.cir @@ -0,0 +1,101 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\SN54154\SN54154.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 4/12/2025 10:26:58 AM + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U11 Net-_U11-Pad1_ Net-_U11-Pad2_ G d_and +U5 G1_bar Net-_U11-Pad1_ d_inverter +U6 G2_bar Net-_U11-Pad2_ d_inverter +U1 A_in A_bar d_inverter +U7 A_bar A d_inverter +U2 B_in B_bar d_inverter +U8 B_bar B d_inverter +U3 C_in C_bar d_inverter +U9 C_bar C d_inverter +U4 D_in D_bar d_inverter +U10 D_bar D d_inverter +U60 G Net-_U44-Pad3_ Net-_U60-Pad3_ d_and +U44 A_bar Net-_U28-Pad3_ Net-_U44-Pad3_ d_and +U28 B_bar Net-_U12-Pad3_ Net-_U28-Pad3_ d_and +U12 C_bar D_bar Net-_U12-Pad3_ d_and +U61 G Net-_U45-Pad3_ Net-_U61-Pad3_ d_and +U45 A Net-_U29-Pad3_ Net-_U45-Pad3_ d_and +U29 B_bar Net-_U13-Pad3_ Net-_U29-Pad3_ d_and +U13 C_bar D_bar Net-_U13-Pad3_ d_and +U62 G Net-_U46-Pad3_ Net-_U62-Pad3_ d_and +U46 A_bar Net-_U30-Pad3_ Net-_U46-Pad3_ d_and +U30 B Net-_U14-Pad3_ Net-_U30-Pad3_ d_and +U14 C_bar D_bar Net-_U14-Pad3_ d_and +U15 C_bar D_bar Net-_U15-Pad3_ d_and +U31 B Net-_U15-Pad3_ Net-_U31-Pad3_ d_and +U47 A Net-_U31-Pad3_ Net-_U47-Pad3_ d_and +U63 G Net-_U47-Pad3_ Net-_U63-Pad3_ d_and +U16 C D_bar Net-_U16-Pad3_ d_and +U32 B_bar Net-_U16-Pad3_ Net-_U32-Pad3_ d_and +U48 A_bar Net-_U32-Pad3_ Net-_U48-Pad3_ d_and +U64 G Net-_U48-Pad3_ Net-_U64-Pad3_ d_and +U17 C D_bar Net-_U17-Pad3_ d_and +U33 B_bar Net-_U17-Pad3_ Net-_U33-Pad3_ d_and +U49 A Net-_U33-Pad3_ Net-_U49-Pad3_ d_and +U65 G Net-_U49-Pad3_ Net-_U65-Pad3_ d_and +U18 C D_bar Net-_U18-Pad3_ d_and +U34 B Net-_U18-Pad3_ Net-_U34-Pad3_ d_and +U50 A_bar Net-_U34-Pad3_ Net-_U50-Pad3_ d_and +U66 G Net-_U50-Pad3_ Net-_U66-Pad3_ d_and +U19 C D_bar Net-_U19-Pad3_ d_and +U35 B Net-_U19-Pad3_ Net-_U35-Pad3_ d_and +U51 A Net-_U35-Pad3_ Net-_U51-Pad3_ d_and +U67 G Net-_U51-Pad3_ Net-_U67-Pad3_ d_and +U20 C_bar D Net-_U20-Pad3_ d_and +U36 B_bar Net-_U20-Pad3_ Net-_U36-Pad3_ d_and +U52 A_bar Net-_U36-Pad3_ Net-_U52-Pad3_ d_and +U68 G Net-_U52-Pad3_ Net-_U68-Pad3_ d_and +U21 C_bar D Net-_U21-Pad3_ d_and +U37 B_bar Net-_U21-Pad3_ Net-_U37-Pad3_ d_and +U53 A Net-_U37-Pad3_ Net-_U53-Pad3_ d_and +U69 G Net-_U53-Pad3_ Net-_U69-Pad3_ d_and +U22 C_bar D Net-_U22-Pad3_ d_and +U38 B Net-_U22-Pad3_ Net-_U38-Pad3_ d_and +U54 A_bar Net-_U38-Pad3_ Net-_U54-Pad3_ d_and +U70 G Net-_U54-Pad3_ Net-_U70-Pad3_ d_and +U25 C_bar D Net-_U25-Pad3_ d_and +U41 B Net-_U25-Pad3_ Net-_U41-Pad3_ d_and +U57 A Net-_U41-Pad3_ Net-_U57-Pad3_ d_and +U73 G Net-_U57-Pad3_ Net-_U73-Pad3_ d_and +U26 C D Net-_U26-Pad3_ d_and +U42 B_bar Net-_U26-Pad3_ Net-_U42-Pad3_ d_and +U58 A_bar Net-_U42-Pad3_ Net-_U58-Pad3_ d_and +U74 G Net-_U58-Pad3_ Net-_U74-Pad3_ d_and +U23 C D Net-_U23-Pad3_ d_and +U39 B_bar Net-_U23-Pad3_ Net-_U39-Pad3_ d_and +U55 A Net-_U39-Pad3_ Net-_U55-Pad3_ d_and +U71 G Net-_U55-Pad3_ Net-_U71-Pad3_ d_and +U24 C D Net-_U24-Pad3_ d_and +U40 B Net-_U24-Pad3_ Net-_U40-Pad3_ d_and +U56 A_bar Net-_U40-Pad3_ Net-_U56-Pad3_ d_and +U72 G Net-_U56-Pad3_ Net-_U72-Pad3_ d_and +U27 C D Net-_U27-Pad3_ d_and +U43 B Net-_U27-Pad3_ Net-_U43-Pad3_ d_and +U59 A Net-_U43-Pad3_ Net-_U59-Pad3_ d_and +U75 G Net-_U59-Pad3_ Net-_U75-Pad3_ d_and +U76 Net-_U60-Pad3_ o0 d_inverter +U77 Net-_U61-Pad3_ o1 d_inverter +U78 Net-_U62-Pad3_ o2 d_inverter +U79 Net-_U63-Pad3_ o3 d_inverter +U80 Net-_U64-Pad3_ o4 d_inverter +U81 Net-_U65-Pad3_ o5 d_inverter +U82 Net-_U66-Pad3_ o6 d_inverter +U83 Net-_U67-Pad3_ o7 d_inverter +U84 Net-_U68-Pad3_ o8 d_inverter +U85 Net-_U69-Pad3_ o9 d_inverter +U86 Net-_U70-Pad3_ o10 d_inverter +U89 Net-_U73-Pad3_ o11 d_inverter +U90 Net-_U74-Pad3_ o12 d_inverter +U87 Net-_U71-Pad3_ o13 d_inverter +U88 Net-_U72-Pad3_ o14 d_inverter +U91 Net-_U75-Pad3_ o15 d_inverter + +.end diff --git a/library/SubcircuitLibrary/SN54154/SN54154.cir.out b/library/SubcircuitLibrary/SN54154/SN54154.cir.out new file mode 100644 index 00000000..198f4867 --- /dev/null +++ b/library/SubcircuitLibrary/SN54154/SN54154.cir.out @@ -0,0 +1,375 @@ +* c:\fossee\esim\library\subcircuitlibrary\sn54154\sn54154.cir + +* u11 net-_u11-pad1_ net-_u11-pad2_ g d_and +* u5 ? net-_u11-pad1_ d_inverter +* u6 ? net-_u11-pad2_ d_inverter +* u1 ? a_bar d_inverter +* u7 a_bar a d_inverter +* u2 ? b_bar d_inverter +* u8 b_bar b d_inverter +* u3 ? c_bar d_inverter +* u9 c_bar c d_inverter +* u4 ? d_bar d_inverter +* u10 d_bar d d_inverter +* u60 g net-_u44-pad3_ net-_u60-pad3_ d_and +* u44 a_bar net-_u28-pad3_ net-_u44-pad3_ d_and +* u28 b_bar net-_u12-pad3_ net-_u28-pad3_ d_and +* u12 c_bar d_bar net-_u12-pad3_ d_and +* u61 g net-_u45-pad3_ net-_u61-pad3_ d_and +* u45 a net-_u29-pad3_ net-_u45-pad3_ d_and +* u29 b_bar net-_u13-pad3_ net-_u29-pad3_ d_and +* u13 c_bar d_bar net-_u13-pad3_ d_and +* u62 g net-_u46-pad3_ net-_u62-pad3_ d_and +* u46 a_bar net-_u30-pad3_ net-_u46-pad3_ d_and +* u30 b net-_u14-pad3_ net-_u30-pad3_ d_and +* u14 c_bar d_bar net-_u14-pad3_ d_and +* u15 c_bar d_bar net-_u15-pad3_ d_and +* u31 b net-_u15-pad3_ net-_u31-pad3_ d_and +* u47 a net-_u31-pad3_ net-_u47-pad3_ d_and +* u63 g net-_u47-pad3_ net-_u63-pad3_ d_and +* u16 c d_bar net-_u16-pad3_ d_and +* u32 b_bar net-_u16-pad3_ net-_u32-pad3_ d_and +* u48 a_bar net-_u32-pad3_ net-_u48-pad3_ d_and +* u64 g net-_u48-pad3_ net-_u64-pad3_ d_and +* u17 c d_bar net-_u17-pad3_ d_and +* u33 b_bar net-_u17-pad3_ net-_u33-pad3_ d_and +* u49 a net-_u33-pad3_ net-_u49-pad3_ d_and +* u65 g net-_u49-pad3_ net-_u65-pad3_ d_and +* u18 c d_bar net-_u18-pad3_ d_and +* u34 b net-_u18-pad3_ net-_u34-pad3_ d_and +* u50 a_bar net-_u34-pad3_ net-_u50-pad3_ d_and +* u66 g net-_u50-pad3_ net-_u66-pad3_ d_and +* u19 c d_bar net-_u19-pad3_ d_and +* u35 b net-_u19-pad3_ net-_u35-pad3_ d_and +* u51 a net-_u35-pad3_ net-_u51-pad3_ d_and +* u67 g net-_u51-pad3_ net-_u67-pad3_ d_and +* u20 c_bar d net-_u20-pad3_ d_and +* u36 b_bar net-_u20-pad3_ net-_u36-pad3_ d_and +* u52 a_bar net-_u36-pad3_ net-_u52-pad3_ d_and +* u68 g net-_u52-pad3_ net-_u68-pad3_ d_and +* u21 c_bar d net-_u21-pad3_ d_and +* u37 b_bar net-_u21-pad3_ net-_u37-pad3_ d_and +* u53 a net-_u37-pad3_ net-_u53-pad3_ d_and +* u69 g net-_u53-pad3_ net-_u69-pad3_ d_and +* u22 c_bar d net-_u22-pad3_ d_and +* u38 b net-_u22-pad3_ net-_u38-pad3_ d_and +* u54 a_bar net-_u38-pad3_ net-_u54-pad3_ d_and +* u70 g net-_u54-pad3_ net-_u70-pad3_ d_and +* u25 c_bar d net-_u25-pad3_ d_and +* u41 b net-_u25-pad3_ net-_u41-pad3_ d_and +* u57 a net-_u41-pad3_ net-_u57-pad3_ d_and +* u73 g net-_u57-pad3_ net-_u73-pad3_ d_and +* u26 c d net-_u26-pad3_ d_and +* u42 b_bar net-_u26-pad3_ net-_u42-pad3_ d_and +* u58 a_bar net-_u42-pad3_ net-_u58-pad3_ d_and +* u74 g net-_u58-pad3_ net-_u74-pad3_ d_and +* u23 c d net-_u23-pad3_ d_and +* u39 b_bar net-_u23-pad3_ net-_u39-pad3_ d_and +* u55 a net-_u39-pad3_ net-_u55-pad3_ d_and +* u71 g net-_u55-pad3_ net-_u71-pad3_ d_and +* u24 c d net-_u24-pad3_ d_and +* u40 b net-_u24-pad3_ net-_u40-pad3_ d_and +* u56 a_bar net-_u40-pad3_ net-_u56-pad3_ d_and +* u72 g net-_u56-pad3_ net-_u72-pad3_ d_and +* u27 c d net-_u27-pad3_ d_and +* u43 b net-_u27-pad3_ net-_u43-pad3_ d_and +* u59 a net-_u43-pad3_ net-_u59-pad3_ d_and +* u75 g net-_u59-pad3_ net-_u75-pad3_ d_and +* u76 net-_u60-pad3_ ? d_inverter +* u77 net-_u61-pad3_ ? d_inverter +* u78 net-_u62-pad3_ ? d_inverter +* u79 net-_u63-pad3_ ? d_inverter +* u80 net-_u64-pad3_ ? d_inverter +* u81 net-_u65-pad3_ ? d_inverter +* u82 net-_u66-pad3_ ? d_inverter +* u83 net-_u67-pad3_ ? d_inverter +* u84 net-_u68-pad3_ ? d_inverter +* u85 net-_u69-pad3_ ? d_inverter +* u86 net-_u70-pad3_ ? d_inverter +* u89 net-_u73-pad3_ ? d_inverter +* u90 net-_u74-pad3_ ? d_inverter +* u87 net-_u71-pad3_ ? d_inverter +* u88 net-_u72-pad3_ ? d_inverter +* u91 net-_u75-pad3_ ? d_inverter +a1 [net-_u11-pad1_ net-_u11-pad2_ ] g u11 +a2 g1_bar net-_u11-pad1_ u5 +a3 g2_bar net-_u11-pad2_ u6 +a4 a_in a_bar u1 +a5 a_bar a u7 +a6 b_in b_bar u2 +a7 b_bar b u8 +a8 c_in c_bar u3 +a9 c_bar c u9 +a10 d_in d_bar u4 +a11 d_bar d u10 +a12 [g net-_u44-pad3_ ] net-_u60-pad3_ u60 +a13 [a_bar net-_u28-pad3_ ] net-_u44-pad3_ u44 +a14 [b_bar net-_u12-pad3_ ] net-_u28-pad3_ u28 +a15 [c_bar d_bar ] net-_u12-pad3_ u12 +a16 [g net-_u45-pad3_ ] net-_u61-pad3_ u61 +a17 [a net-_u29-pad3_ ] net-_u45-pad3_ u45 +a18 [b_bar net-_u13-pad3_ ] net-_u29-pad3_ u29 +a19 [c_bar d_bar ] net-_u13-pad3_ u13 +a20 [g net-_u46-pad3_ ] net-_u62-pad3_ u62 +a21 [a_bar net-_u30-pad3_ ] net-_u46-pad3_ u46 +a22 [b net-_u14-pad3_ ] net-_u30-pad3_ u30 +a23 [c_bar d_bar ] net-_u14-pad3_ u14 +a24 [c_bar d_bar ] net-_u15-pad3_ u15 +a25 [b net-_u15-pad3_ ] net-_u31-pad3_ u31 +a26 [a net-_u31-pad3_ ] net-_u47-pad3_ u47 +a27 [g net-_u47-pad3_ ] net-_u63-pad3_ u63 +a28 [c d_bar ] net-_u16-pad3_ u16 +a29 [b_bar net-_u16-pad3_ ] net-_u32-pad3_ u32 +a30 [a_bar net-_u32-pad3_ ] net-_u48-pad3_ u48 +a31 [g net-_u48-pad3_ ] net-_u64-pad3_ u64 +a32 [c d_bar ] net-_u17-pad3_ u17 +a33 [b_bar net-_u17-pad3_ ] net-_u33-pad3_ u33 +a34 [a net-_u33-pad3_ ] net-_u49-pad3_ u49 +a35 [g net-_u49-pad3_ ] net-_u65-pad3_ u65 +a36 [c d_bar ] net-_u18-pad3_ u18 +a37 [b net-_u18-pad3_ ] net-_u34-pad3_ u34 +a38 [a_bar net-_u34-pad3_ ] net-_u50-pad3_ u50 +a39 [g net-_u50-pad3_ ] net-_u66-pad3_ u66 +a40 [c d_bar ] net-_u19-pad3_ u19 +a41 [b net-_u19-pad3_ ] net-_u35-pad3_ u35 +a42 [a net-_u35-pad3_ ] net-_u51-pad3_ u51 +a43 [g net-_u51-pad3_ ] net-_u67-pad3_ u67 +a44 [c_bar d ] net-_u20-pad3_ u20 +a45 [b_bar net-_u20-pad3_ ] net-_u36-pad3_ u36 +a46 [a_bar net-_u36-pad3_ ] net-_u52-pad3_ u52 +a47 [g net-_u52-pad3_ ] net-_u68-pad3_ u68 +a48 [c_bar d ] net-_u21-pad3_ u21 +a49 [b_bar net-_u21-pad3_ ] net-_u37-pad3_ u37 +a50 [a net-_u37-pad3_ ] net-_u53-pad3_ u53 +a51 [g net-_u53-pad3_ ] net-_u69-pad3_ u69 +a52 [c_bar d ] net-_u22-pad3_ u22 +a53 [b net-_u22-pad3_ ] net-_u38-pad3_ u38 +a54 [a_bar net-_u38-pad3_ ] net-_u54-pad3_ u54 +a55 [g net-_u54-pad3_ ] net-_u70-pad3_ u70 +a56 [c_bar d ] net-_u25-pad3_ u25 +a57 [b net-_u25-pad3_ ] net-_u41-pad3_ u41 +a58 [a net-_u41-pad3_ ] net-_u57-pad3_ u57 +a59 [g net-_u57-pad3_ ] net-_u73-pad3_ u73 +a60 [c d ] net-_u26-pad3_ u26 +a61 [b_bar net-_u26-pad3_ ] net-_u42-pad3_ u42 +a62 [a_bar net-_u42-pad3_ ] net-_u58-pad3_ u58 +a63 [g net-_u58-pad3_ ] net-_u74-pad3_ u74 +a64 [c d ] net-_u23-pad3_ u23 +a65 [b_bar net-_u23-pad3_ ] net-_u39-pad3_ u39 +a66 [a net-_u39-pad3_ ] net-_u55-pad3_ u55 +a67 [g net-_u55-pad3_ ] net-_u71-pad3_ u71 +a68 [c d ] net-_u24-pad3_ u24 +a69 [b net-_u24-pad3_ ] net-_u40-pad3_ u40 +a70 [a_bar net-_u40-pad3_ ] net-_u56-pad3_ u56 +a71 [g net-_u56-pad3_ ] net-_u72-pad3_ u72 +a72 [c d ] net-_u27-pad3_ u27 +a73 [b net-_u27-pad3_ ] net-_u43-pad3_ u43 +a74 [a net-_u43-pad3_ ] net-_u59-pad3_ u59 +a75 [g net-_u59-pad3_ ] net-_u75-pad3_ u75 +a76 net-_u60-pad3_ o0 u76 +a77 net-_u61-pad3_ o1 u77 +a78 net-_u62-pad3_ o2 u78 +a79 net-_u63-pad3_ o3 u79 +a80 net-_u64-pad3_ o4 u80 +a81 net-_u65-pad3_ o5 u81 +a82 net-_u66-pad3_ o6 u82 +a83 net-_u67-pad3_ o7 u83 +a84 net-_u68-pad3_ o8 u84 +a85 net-_u69-pad3_ o9 u85 +a86 net-_u70-pad3_ o10 u86 +a87 net-_u73-pad3_ o11 u89 +a88 net-_u74-pad3_ o12 u90 +a89 net-_u71-pad3_ o13 u87 +a90 net-_u72-pad3_ o14 u88 +a91 net-_u75-pad3_ o15 u91 +* Schematic Name: d_and, NgSpice Name: d_and +.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u1 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u60 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u44 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u28 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u61 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u45 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u29 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u13 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u62 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u46 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u30 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u14 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u15 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u31 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u47 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u63 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u32 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u48 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u64 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u33 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u49 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u65 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u18 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u34 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u50 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u66 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u19 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u35 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u51 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u67 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u20 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u36 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u52 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u68 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u21 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u37 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u53 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u69 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u22 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u38 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u54 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u70 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u25 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u41 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u57 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u73 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u26 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u42 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u58 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u74 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u23 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u39 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u55 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u71 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u24 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u40 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u56 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u72 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u27 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u43 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u59 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u75 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u76 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u77 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u78 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u79 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u80 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u81 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u82 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u83 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u84 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u85 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u86 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u89 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u90 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u87 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u88 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u91 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/SN54154/SN54154.pro b/library/SubcircuitLibrary/SN54154/SN54154.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/SN54154/SN54154.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/SN54154/SN54154.sch b/library/SubcircuitLibrary/SN54154/SN54154.sch new file mode 100644 index 00000000..72809ad1 --- /dev/null +++ b/library/SubcircuitLibrary/SN54154/SN54154.sch @@ -0,0 +1,1644 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:SN54154-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +Wire Wire Line + 7000 1250 7000 1100 +Wire Wire Line + 7900 1050 7900 950 +Wire Wire Line + 8800 900 8800 800 +Text GLabel 7800 850 0 60 Input ~ 0 +A_bar +Text GLabel 6900 1000 0 60 Input ~ 0 +B_bar +Text GLabel 6000 1200 0 60 Input ~ 0 +C_bar +Text GLabel 6000 1300 0 60 Input ~ 0 +D_bar +Text GLabel 8750 700 0 60 Input ~ 0 +G +Wire Wire Line + 8800 700 8750 700 +Wire Wire Line + 7900 850 7800 850 +Wire Wire Line + 7000 1000 6900 1000 +Wire Wire Line + 6100 1200 6000 1200 +Wire Wire Line + 6100 1300 6000 1300 +Text GLabel 10600 750 2 60 Input ~ 0 +O0 +Wire Wire Line + 9700 750 9800 750 +Wire Wire Line + 7050 2200 7050 2050 +Wire Wire Line + 7950 2000 7950 1900 +Wire Wire Line + 8850 1850 8850 1750 +Text GLabel 7850 1800 0 60 Input ~ 0 +A +Text GLabel 6950 1950 0 60 Input ~ 0 +B_bar +Text GLabel 6050 2150 0 60 Input ~ 0 +C_bar +Text GLabel 6050 2250 0 60 Input ~ 0 +D_bar +Text GLabel 8800 1650 0 60 Input ~ 0 +G +Wire Wire Line + 8850 1650 8800 1650 +Wire Wire Line + 7950 1800 7850 1800 +Wire Wire Line + 7050 1950 6950 1950 +Wire Wire Line + 6150 2150 6050 2150 +Wire Wire Line + 6150 2250 6050 2250 +Text GLabel 10650 1700 2 60 Input ~ 0 +O1 +Wire Wire Line + 9750 1700 9850 1700 +Wire Wire Line + 7050 3000 7050 2850 +Wire Wire Line + 7950 2800 7950 2700 +Wire Wire Line + 8850 2650 8850 2550 +Text GLabel 7850 2600 0 60 Input ~ 0 +A_bar +Text GLabel 6950 2750 0 60 Input ~ 0 +B +Text GLabel 6050 2950 0 60 Input ~ 0 +C_bar +Text GLabel 6050 3050 0 60 Input ~ 0 +D_bar +Text GLabel 8800 2450 0 60 Input ~ 0 +G +Wire Wire Line + 8850 2450 8800 2450 +Wire Wire Line + 7950 2600 7850 2600 +Wire Wire Line + 7050 2750 6950 2750 +Wire Wire Line + 6150 2950 6050 2950 +Wire Wire Line + 6150 3050 6050 3050 +Text GLabel 10700 2500 2 60 Input ~ 0 +O2 +Wire Wire Line + 9750 2500 9850 2500 +Wire Wire Line + 7050 3900 7050 3750 +Wire Wire Line + 7950 3700 7950 3600 +Wire Wire Line + 8850 3550 8850 3450 +Text GLabel 7850 3500 0 60 Input ~ 0 +A +Text GLabel 6950 3650 0 60 Input ~ 0 +B +Text GLabel 6050 3850 0 60 Input ~ 0 +C_bar +Text GLabel 6050 3950 0 60 Input ~ 0 +D_bar +Text GLabel 8800 3350 0 60 Input ~ 0 +G +Wire Wire Line + 8850 3350 8800 3350 +Wire Wire Line + 7950 3500 7850 3500 +Wire Wire Line + 7050 3650 6950 3650 +Wire Wire Line + 6150 3850 6050 3850 +Wire Wire Line + 6150 3950 6050 3950 +Text GLabel 10700 3400 2 60 Input ~ 0 +O3 +Wire Wire Line + 9750 3400 9850 3400 +Wire Wire Line + 7050 4750 7050 4600 +Wire Wire Line + 7950 4550 7950 4450 +Wire Wire Line + 8850 4400 8850 4300 +Text GLabel 7850 4350 0 60 Input ~ 0 +A_bar +Text GLabel 6950 4500 0 60 Input ~ 0 +B_bar +Text GLabel 6050 4700 0 60 Input ~ 0 +C +Text GLabel 6050 4800 0 60 Input ~ 0 +D_bar +Text GLabel 8800 4200 0 60 Input ~ 0 +G +Wire Wire Line + 8850 4200 8800 4200 +Wire Wire Line + 7950 4350 7850 4350 +Wire Wire Line + 7050 4500 6950 4500 +Wire Wire Line + 6150 4700 6050 4700 +Wire Wire Line + 6150 4800 6050 4800 +Text GLabel 10700 4250 2 60 Input ~ 0 +O4 +Wire Wire Line + 9750 4250 9850 4250 +Wire Wire Line + 7050 5550 7050 5400 +Wire Wire Line + 7950 5350 7950 5250 +Wire Wire Line + 8850 5200 8850 5100 +Text GLabel 7850 5150 0 60 Input ~ 0 +A +Text GLabel 6950 5300 0 60 Input ~ 0 +B_bar +Text GLabel 6050 5500 0 60 Input ~ 0 +C +Text GLabel 6050 5600 0 60 Input ~ 0 +D_bar +Text GLabel 8800 5000 0 60 Input ~ 0 +G +Wire Wire Line + 8850 5000 8800 5000 +Wire Wire Line + 7950 5150 7850 5150 +Wire Wire Line + 7050 5300 6950 5300 +Wire Wire Line + 6150 5500 6050 5500 +Wire Wire Line + 6150 5600 6050 5600 +Text GLabel 10700 5050 2 60 Input ~ 0 +O5 +Wire Wire Line + 9750 5050 9850 5050 +Wire Wire Line + 7050 6400 7050 6250 +Wire Wire Line + 7950 6200 7950 6100 +Wire Wire Line + 8850 6050 8850 5950 +Text GLabel 7850 6000 0 60 Input ~ 0 +A_bar +Text GLabel 6950 6150 0 60 Input ~ 0 +B +Text GLabel 6050 6350 0 60 Input ~ 0 +C +Text GLabel 6050 6450 0 60 Input ~ 0 +D_bar +Text GLabel 8800 5850 0 60 Input ~ 0 +G +Wire Wire Line + 8850 5850 8800 5850 +Wire Wire Line + 7950 6000 7850 6000 +Wire Wire Line + 7050 6150 6950 6150 +Wire Wire Line + 6150 6350 6050 6350 +Wire Wire Line + 6150 6450 6050 6450 +Text GLabel 10700 5900 2 60 Input ~ 0 +O6 +Wire Wire Line + 9750 5900 9850 5900 +Wire Wire Line + 7050 7200 7050 7050 +Wire Wire Line + 7950 7000 7950 6900 +Wire Wire Line + 8850 6850 8850 6750 +Text GLabel 7850 6800 0 60 Input ~ 0 +A +Text GLabel 6950 6950 0 60 Input ~ 0 +B +Text GLabel 6050 7150 0 60 Input ~ 0 +C +Text GLabel 6050 7250 0 60 Input ~ 0 +D_bar +Text GLabel 8800 6650 0 60 Input ~ 0 +G +Wire Wire Line + 8850 6650 8800 6650 +Wire Wire Line + 7950 6800 7850 6800 +Wire Wire Line + 7050 6950 6950 6950 +Wire Wire Line + 6150 7150 6050 7150 +Wire Wire Line + 6150 7250 6050 7250 +Text GLabel 10600 6700 2 60 Input ~ 0 +O7 +Wire Wire Line + 9750 6700 9850 6700 +Wire Wire Line + 7050 7950 7050 7800 +Wire Wire Line + 7950 7750 7950 7650 +Wire Wire Line + 8850 7600 8850 7500 +Text GLabel 7850 7550 0 60 Input ~ 0 +A_bar +Text GLabel 6950 7700 0 60 Input ~ 0 +B_bar +Text GLabel 6050 7900 0 60 Input ~ 0 +C_bar +Text GLabel 6050 8000 0 60 Input ~ 0 +D +Text GLabel 8800 7400 0 60 Input ~ 0 +G +Wire Wire Line + 8850 7400 8800 7400 +Wire Wire Line + 7950 7550 7850 7550 +Wire Wire Line + 7050 7700 6950 7700 +Wire Wire Line + 6150 7900 6050 7900 +Wire Wire Line + 6150 8000 6050 8000 +Text GLabel 10600 7450 2 60 Input ~ 0 +O8 +Wire Wire Line + 9750 7450 9850 7450 +Wire Wire Line + 7050 8800 7050 8650 +Wire Wire Line + 7950 8600 7950 8500 +Wire Wire Line + 8850 8450 8850 8350 +Text GLabel 7850 8400 0 60 Input ~ 0 +A +Text GLabel 6950 8550 0 60 Input ~ 0 +B_bar +Text GLabel 6050 8750 0 60 Input ~ 0 +C_bar +Text GLabel 6050 8850 0 60 Input ~ 0 +D +Text GLabel 8800 8250 0 60 Input ~ 0 +G +Wire Wire Line + 8850 8250 8800 8250 +Wire Wire Line + 7950 8400 7850 8400 +Wire Wire Line + 7050 8550 6950 8550 +Wire Wire Line + 6150 8750 6050 8750 +Wire Wire Line + 6150 8850 6050 8850 +Text GLabel 10650 8300 2 60 Input ~ 0 +O9 +Wire Wire Line + 9750 8300 9850 8300 +Wire Wire Line + 7050 9800 7050 9650 +Wire Wire Line + 7950 9600 7950 9500 +Wire Wire Line + 8850 9450 8850 9350 +Text GLabel 7850 9400 0 60 Input ~ 0 +A_bar +Text GLabel 6950 9550 0 60 Input ~ 0 +B +Text GLabel 6050 9750 0 60 Input ~ 0 +C_bar +Text GLabel 6050 9850 0 60 Input ~ 0 +D +Text GLabel 8800 9250 0 60 Input ~ 0 +G +Wire Wire Line + 8850 9250 8800 9250 +Wire Wire Line + 7950 9400 7850 9400 +Wire Wire Line + 7050 9550 6950 9550 +Wire Wire Line + 6150 9750 6050 9750 +Wire Wire Line + 6150 9850 6050 9850 +Text GLabel 10650 9300 2 60 Input ~ 0 +O10 +Wire Wire Line + 9750 9300 9850 9300 +Wire Wire Line + 7100 10650 7100 10500 +Wire Wire Line + 8000 10450 8000 10350 +Wire Wire Line + 8900 10300 8900 10200 +Text GLabel 7900 10250 0 60 Input ~ 0 +A +Text GLabel 7000 10400 0 60 Input ~ 0 +B +Text GLabel 6100 10600 0 60 Input ~ 0 +C_bar +Text GLabel 6100 10700 0 60 Input ~ 0 +D +Text GLabel 8850 10100 0 60 Input ~ 0 +G +Wire Wire Line + 8900 10100 8850 10100 +Wire Wire Line + 8000 10250 7900 10250 +Wire Wire Line + 7100 10400 7000 10400 +Wire Wire Line + 6200 10600 6100 10600 +Wire Wire Line + 6200 10700 6100 10700 +Text GLabel 10650 10150 2 60 Input ~ 0 +O11 +Wire Wire Line + 9800 10150 9900 10150 +Wire Wire Line + 7100 11500 7100 11350 +Wire Wire Line + 8000 11300 8000 11200 +Wire Wire Line + 8900 11150 8900 11050 +Text GLabel 7900 11100 0 60 Input ~ 0 +A_bar +Text GLabel 7000 11250 0 60 Input ~ 0 +B_bar +Text GLabel 6100 11450 0 60 Input ~ 0 +C +Text GLabel 6100 11550 0 60 Input ~ 0 +D +Text GLabel 8850 10950 0 60 Input ~ 0 +G +Wire Wire Line + 8900 10950 8850 10950 +Wire Wire Line + 8000 11100 7900 11100 +Wire Wire Line + 7100 11250 7000 11250 +Wire Wire Line + 6200 11450 6100 11450 +Wire Wire Line + 6200 11550 6100 11550 +Text GLabel 10700 10950 2 60 Input ~ 0 +O12 +Wire Wire Line + 9800 11000 9900 11000 +Wire Wire Line + 7050 12400 7050 12250 +Wire Wire Line + 7950 12200 7950 12100 +Wire Wire Line + 8850 12050 8850 11950 +Text GLabel 7850 12000 0 60 Input ~ 0 +A +Text GLabel 6950 12150 0 60 Input ~ 0 +B_bar +Text GLabel 6050 12350 0 60 Input ~ 0 +C +Text GLabel 6050 12450 0 60 Input ~ 0 +D +Text GLabel 8800 11850 0 60 Input ~ 0 +G +Wire Wire Line + 8850 11850 8800 11850 +Wire Wire Line + 7950 12000 7850 12000 +Wire Wire Line + 7050 12150 6950 12150 +Wire Wire Line + 6150 12350 6050 12350 +Wire Wire Line + 6150 12450 6050 12450 +Text GLabel 10700 11900 2 60 Input ~ 0 +O13 +Wire Wire Line + 9750 11900 9850 11900 +Wire Wire Line + 7050 13300 7050 13150 +Wire Wire Line + 7950 13100 7950 13000 +Wire Wire Line + 8850 12950 8850 12850 +Text GLabel 7850 12900 0 60 Input ~ 0 +A_bar +Text GLabel 6950 13050 0 60 Input ~ 0 +B +Text GLabel 6050 13250 0 60 Input ~ 0 +C +Text GLabel 6050 13350 0 60 Input ~ 0 +D +Text GLabel 8800 12750 0 60 Input ~ 0 +G +Wire Wire Line + 8850 12750 8800 12750 +Wire Wire Line + 7950 12900 7850 12900 +Wire Wire Line + 7050 13050 6950 13050 +Wire Wire Line + 6150 13250 6050 13250 +Wire Wire Line + 6150 13350 6050 13350 +Text GLabel 10750 12800 2 60 Input ~ 0 +O14 +Wire Wire Line + 9750 12800 9850 12800 +Wire Wire Line + 7100 14200 7100 14050 +Wire Wire Line + 8000 14000 8000 13900 +Wire Wire Line + 8900 13850 8900 13750 +Text GLabel 7900 13800 0 60 Input ~ 0 +A +Text GLabel 7000 13950 0 60 Input ~ 0 +B +Text GLabel 6100 14150 0 60 Input ~ 0 +C +Text GLabel 6100 14250 0 60 Input ~ 0 +D +Text GLabel 8850 13650 0 60 Input ~ 0 +G +Wire Wire Line + 8900 13650 8850 13650 +Wire Wire Line + 8000 13800 7900 13800 +Wire Wire Line + 7100 13950 7000 13950 +Wire Wire Line + 6200 14150 6100 14150 +Wire Wire Line + 6200 14250 6100 14250 +Text GLabel 10800 13700 2 60 Input ~ 0 +O15 +Wire Wire Line + 9800 13700 9900 13700 +$Comp +L d_and U11 +U 1 1 67F0BE1D +P 2000 1900 +F 0 "U11" H 2000 1900 60 0000 C CNN +F 1 "d_and" H 2050 2000 60 0000 C CNN +F 2 "" H 2000 1900 60 0000 C CNN +F 3 "" H 2000 1900 60 0000 C CNN + 1 2000 1900 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U5 +U 1 1 67F0BE1E +P 1250 1600 +F 0 "U5" H 1250 1500 60 0000 C CNN +F 1 "d_inverter" H 1250 1750 60 0000 C CNN +F 2 "" H 1300 1550 60 0000 C CNN +F 3 "" H 1300 1550 60 0000 C CNN + 1 1250 1600 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U6 +U 1 1 67F0BE1F +P 1250 2100 +F 0 "U6" H 1250 2000 60 0000 C CNN +F 1 "d_inverter" H 1250 2250 60 0000 C CNN +F 2 "" H 1300 2050 60 0000 C CNN +F 3 "" H 1300 2050 60 0000 C CNN + 1 1250 2100 + 1 0 0 -1 +$EndComp +Text GLabel 850 1600 0 60 Input ~ 0 +G1_bar +Text GLabel 850 2100 0 60 Input ~ 0 +G2_bar +Text GLabel 2550 1850 2 60 Input ~ 0 +G +Wire Wire Line + 850 1600 950 1600 +Wire Wire Line + 850 2100 950 2100 +Wire Wire Line + 1550 1600 1550 1800 +Wire Wire Line + 1550 1900 1550 2100 +Wire Wire Line + 2450 1850 2550 1850 +$Comp +L d_inverter U1 +U 1 1 67F0BE20 +P 1000 2750 +F 0 "U1" H 1000 2650 60 0000 C CNN +F 1 "d_inverter" H 1000 2900 60 0000 C CNN +F 2 "" H 1050 2700 60 0000 C CNN +F 3 "" H 1050 2700 60 0000 C CNN + 1 1000 2750 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U7 +U 1 1 67F0BE21 +P 1750 2750 +F 0 "U7" H 1750 2650 60 0000 C CNN +F 1 "d_inverter" H 1750 2900 60 0000 C CNN +F 2 "" H 1800 2700 60 0000 C CNN +F 3 "" H 1800 2700 60 0000 C CNN + 1 1750 2750 + 1 0 0 -1 +$EndComp +Text GLabel 600 2750 0 60 Input ~ 0 +A_in +Text GLabel 1400 2600 1 60 Input ~ 0 +A_bar +Text GLabel 2150 2750 2 60 Input ~ 0 +A +Wire Wire Line + 600 2750 700 2750 +Wire Wire Line + 1300 2750 1450 2750 +Wire Wire Line + 1400 2600 1400 2750 +Connection ~ 1400 2750 +Wire Wire Line + 2050 2750 2150 2750 +$Comp +L d_inverter U2 +U 1 1 67F0BE22 +P 1000 3300 +F 0 "U2" H 1000 3200 60 0000 C CNN +F 1 "d_inverter" H 1000 3450 60 0000 C CNN +F 2 "" H 1050 3250 60 0000 C CNN +F 3 "" H 1050 3250 60 0000 C CNN + 1 1000 3300 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U8 +U 1 1 67F0BE23 +P 1750 3300 +F 0 "U8" H 1750 3200 60 0000 C CNN +F 1 "d_inverter" H 1750 3450 60 0000 C CNN +F 2 "" H 1800 3250 60 0000 C CNN +F 3 "" H 1800 3250 60 0000 C CNN + 1 1750 3300 + 1 0 0 -1 +$EndComp +Text GLabel 600 3300 0 60 Input ~ 0 +B_in +Text GLabel 1400 3150 1 60 Input ~ 0 +B_bar +Text GLabel 2150 3300 2 60 Input ~ 0 +B +Wire Wire Line + 600 3300 700 3300 +Wire Wire Line + 1300 3300 1450 3300 +Wire Wire Line + 1400 3150 1400 3300 +Connection ~ 1400 3300 +Wire Wire Line + 2050 3300 2150 3300 +$Comp +L d_inverter U3 +U 1 1 67F0BE24 +P 1000 3800 +F 0 "U3" H 1000 3700 60 0000 C CNN +F 1 "d_inverter" H 1000 3950 60 0000 C CNN +F 2 "" H 1050 3750 60 0000 C CNN +F 3 "" H 1050 3750 60 0000 C CNN + 1 1000 3800 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U9 +U 1 1 67F0BE25 +P 1750 3800 +F 0 "U9" H 1750 3700 60 0000 C CNN +F 1 "d_inverter" H 1750 3950 60 0000 C CNN +F 2 "" H 1800 3750 60 0000 C CNN +F 3 "" H 1800 3750 60 0000 C CNN + 1 1750 3800 + 1 0 0 -1 +$EndComp +Text GLabel 600 3800 0 60 Input ~ 0 +C_in +Text GLabel 1400 3650 1 60 Input ~ 0 +C_bar +Text GLabel 2150 3800 2 60 Input ~ 0 +C +Wire Wire Line + 600 3800 700 3800 +Wire Wire Line + 1300 3800 1450 3800 +Wire Wire Line + 1400 3650 1400 3800 +Connection ~ 1400 3800 +Wire Wire Line + 2050 3800 2150 3800 +$Comp +L d_inverter U4 +U 1 1 67F0BE26 +P 1000 4250 +F 0 "U4" H 1000 4150 60 0000 C CNN +F 1 "d_inverter" H 1000 4400 60 0000 C CNN +F 2 "" H 1050 4200 60 0000 C CNN +F 3 "" H 1050 4200 60 0000 C CNN + 1 1000 4250 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U10 +U 1 1 67F0BE27 +P 1750 4250 +F 0 "U10" H 1750 4150 60 0000 C CNN +F 1 "d_inverter" H 1750 4400 60 0000 C CNN +F 2 "" H 1800 4200 60 0000 C CNN +F 3 "" H 1800 4200 60 0000 C CNN + 1 1750 4250 + 1 0 0 -1 +$EndComp +Text GLabel 600 4250 0 60 Input ~ 0 +D_in +Text GLabel 1400 4100 1 60 Input ~ 0 +D_bar +Text GLabel 2150 4250 2 60 Input ~ 0 +D +Wire Wire Line + 600 4250 700 4250 +Wire Wire Line + 1300 4250 1450 4250 +Wire Wire Line + 1400 4100 1400 4250 +Connection ~ 1400 4250 +Wire Wire Line + 2050 4250 2150 4250 +$Comp +L d_and U60 +U 1 1 67F9FE94 +P 9250 800 +F 0 "U60" H 9250 800 60 0000 C CNN +F 1 "d_and" H 9300 900 60 0000 C CNN +F 2 "" H 9250 800 60 0000 C CNN +F 3 "" H 9250 800 60 0000 C CNN + 1 9250 800 + 1 0 0 -1 +$EndComp +$Comp +L d_and U44 +U 1 1 67F9FF3F +P 8350 950 +F 0 "U44" H 8350 950 60 0000 C CNN +F 1 "d_and" H 8400 1050 60 0000 C CNN +F 2 "" H 8350 950 60 0000 C CNN +F 3 "" H 8350 950 60 0000 C CNN + 1 8350 950 + 1 0 0 -1 +$EndComp +$Comp +L d_and U28 +U 1 1 67F9FFF0 +P 7450 1100 +F 0 "U28" H 7450 1100 60 0000 C CNN +F 1 "d_and" H 7500 1200 60 0000 C CNN +F 2 "" H 7450 1100 60 0000 C CNN +F 3 "" H 7450 1100 60 0000 C CNN + 1 7450 1100 + 1 0 0 -1 +$EndComp +$Comp +L d_and U12 +U 1 1 67FA00A9 +P 6550 1300 +F 0 "U12" H 6550 1300 60 0000 C CNN +F 1 "d_and" H 6600 1400 60 0000 C CNN +F 2 "" H 6550 1300 60 0000 C CNN +F 3 "" H 6550 1300 60 0000 C CNN + 1 6550 1300 + 1 0 0 -1 +$EndComp +$Comp +L d_and U61 +U 1 1 67FA027E +P 9300 1750 +F 0 "U61" H 9300 1750 60 0000 C CNN +F 1 "d_and" H 9350 1850 60 0000 C CNN +F 2 "" H 9300 1750 60 0000 C CNN +F 3 "" H 9300 1750 60 0000 C CNN + 1 9300 1750 + 1 0 0 -1 +$EndComp +$Comp +L d_and U45 +U 1 1 67FA0415 +P 8400 1900 +F 0 "U45" H 8400 1900 60 0000 C CNN +F 1 "d_and" H 8450 2000 60 0000 C CNN +F 2 "" H 8400 1900 60 0000 C CNN +F 3 "" H 8400 1900 60 0000 C CNN + 1 8400 1900 + 1 0 0 -1 +$EndComp +$Comp +L d_and U29 +U 1 1 67FA04C2 +P 7500 2050 +F 0 "U29" H 7500 2050 60 0000 C CNN +F 1 "d_and" H 7550 2150 60 0000 C CNN +F 2 "" H 7500 2050 60 0000 C CNN +F 3 "" H 7500 2050 60 0000 C CNN + 1 7500 2050 + 1 0 0 -1 +$EndComp +$Comp +L d_and U13 +U 1 1 67FA0573 +P 6600 2250 +F 0 "U13" H 6600 2250 60 0000 C CNN +F 1 "d_and" H 6650 2350 60 0000 C CNN +F 2 "" H 6600 2250 60 0000 C CNN +F 3 "" H 6600 2250 60 0000 C CNN + 1 6600 2250 + 1 0 0 -1 +$EndComp +$Comp +L d_and U62 +U 1 1 67FA16B9 +P 9300 2550 +F 0 "U62" H 9300 2550 60 0000 C CNN +F 1 "d_and" H 9350 2650 60 0000 C CNN +F 2 "" H 9300 2550 60 0000 C CNN +F 3 "" H 9300 2550 60 0000 C CNN + 1 9300 2550 + 1 0 0 -1 +$EndComp +$Comp +L d_and U46 +U 1 1 67FA16FC +P 8400 2700 +F 0 "U46" H 8400 2700 60 0000 C CNN +F 1 "d_and" H 8450 2800 60 0000 C CNN +F 2 "" H 8400 2700 60 0000 C CNN +F 3 "" H 8400 2700 60 0000 C CNN + 1 8400 2700 + 1 0 0 -1 +$EndComp +$Comp +L d_and U30 +U 1 1 67FA1741 +P 7500 2850 +F 0 "U30" H 7500 2850 60 0000 C CNN +F 1 "d_and" H 7550 2950 60 0000 C CNN +F 2 "" H 7500 2850 60 0000 C CNN +F 3 "" H 7500 2850 60 0000 C CNN + 1 7500 2850 + 1 0 0 -1 +$EndComp +$Comp +L d_and U14 +U 1 1 67FA1792 +P 6600 3050 +F 0 "U14" H 6600 3050 60 0000 C CNN +F 1 "d_and" H 6650 3150 60 0000 C CNN +F 2 "" H 6600 3050 60 0000 C CNN +F 3 "" H 6600 3050 60 0000 C CNN + 1 6600 3050 + 1 0 0 -1 +$EndComp +$Comp +L d_and U15 +U 1 1 67FA17DF +P 6600 3950 +F 0 "U15" H 6600 3950 60 0000 C CNN +F 1 "d_and" H 6650 4050 60 0000 C CNN +F 2 "" H 6600 3950 60 0000 C CNN +F 3 "" H 6600 3950 60 0000 C CNN + 1 6600 3950 + 1 0 0 -1 +$EndComp +$Comp +L d_and U31 +U 1 1 67FA182E +P 7500 3750 +F 0 "U31" H 7500 3750 60 0000 C CNN +F 1 "d_and" H 7550 3850 60 0000 C CNN +F 2 "" H 7500 3750 60 0000 C CNN +F 3 "" H 7500 3750 60 0000 C CNN + 1 7500 3750 + 1 0 0 -1 +$EndComp +$Comp +L d_and U47 +U 1 1 67FA1887 +P 8400 3600 +F 0 "U47" H 8400 3600 60 0000 C CNN +F 1 "d_and" H 8450 3700 60 0000 C CNN +F 2 "" H 8400 3600 60 0000 C CNN +F 3 "" H 8400 3600 60 0000 C CNN + 1 8400 3600 + 1 0 0 -1 +$EndComp +$Comp +L d_and U63 +U 1 1 67FA18DC +P 9300 3450 +F 0 "U63" H 9300 3450 60 0000 C CNN +F 1 "d_and" H 9350 3550 60 0000 C CNN +F 2 "" H 9300 3450 60 0000 C CNN +F 3 "" H 9300 3450 60 0000 C CNN + 1 9300 3450 + 1 0 0 -1 +$EndComp +$Comp +L d_and U16 +U 1 1 67FA192F +P 6600 4800 +F 0 "U16" H 6600 4800 60 0000 C CNN +F 1 "d_and" H 6650 4900 60 0000 C CNN +F 2 "" H 6600 4800 60 0000 C CNN +F 3 "" H 6600 4800 60 0000 C CNN + 1 6600 4800 + 1 0 0 -1 +$EndComp +$Comp +L d_and U32 +U 1 1 67FA1986 +P 7500 4600 +F 0 "U32" H 7500 4600 60 0000 C CNN +F 1 "d_and" H 7550 4700 60 0000 C CNN +F 2 "" H 7500 4600 60 0000 C CNN +F 3 "" H 7500 4600 60 0000 C CNN + 1 7500 4600 + 1 0 0 -1 +$EndComp +$Comp +L d_and U48 +U 1 1 67FA19E3 +P 8400 4450 +F 0 "U48" H 8400 4450 60 0000 C CNN +F 1 "d_and" H 8450 4550 60 0000 C CNN +F 2 "" H 8400 4450 60 0000 C CNN +F 3 "" H 8400 4450 60 0000 C CNN + 1 8400 4450 + 1 0 0 -1 +$EndComp +$Comp +L d_and U64 +U 1 1 67FA1A3A +P 9300 4300 +F 0 "U64" H 9300 4300 60 0000 C CNN +F 1 "d_and" H 9350 4400 60 0000 C CNN +F 2 "" H 9300 4300 60 0000 C CNN +F 3 "" H 9300 4300 60 0000 C CNN + 1 9300 4300 + 1 0 0 -1 +$EndComp +$Comp +L d_and U17 +U 1 1 67FA1B51 +P 6600 5600 +F 0 "U17" H 6600 5600 60 0000 C CNN +F 1 "d_and" H 6650 5700 60 0000 C CNN +F 2 "" H 6600 5600 60 0000 C CNN +F 3 "" H 6600 5600 60 0000 C CNN + 1 6600 5600 + 1 0 0 -1 +$EndComp +$Comp +L d_and U33 +U 1 1 67FA1BAA +P 7500 5400 +F 0 "U33" H 7500 5400 60 0000 C CNN +F 1 "d_and" H 7550 5500 60 0000 C CNN +F 2 "" H 7500 5400 60 0000 C CNN +F 3 "" H 7500 5400 60 0000 C CNN + 1 7500 5400 + 1 0 0 -1 +$EndComp +$Comp +L d_and U49 +U 1 1 67FA1C07 +P 8400 5250 +F 0 "U49" H 8400 5250 60 0000 C CNN +F 1 "d_and" H 8450 5350 60 0000 C CNN +F 2 "" H 8400 5250 60 0000 C CNN +F 3 "" H 8400 5250 60 0000 C CNN + 1 8400 5250 + 1 0 0 -1 +$EndComp +$Comp +L d_and U65 +U 1 1 67FA1C6C +P 9300 5100 +F 0 "U65" H 9300 5100 60 0000 C CNN +F 1 "d_and" H 9350 5200 60 0000 C CNN +F 2 "" H 9300 5100 60 0000 C CNN +F 3 "" H 9300 5100 60 0000 C CNN + 1 9300 5100 + 1 0 0 -1 +$EndComp +$Comp +L d_and U18 +U 1 1 67FA1CCF +P 6600 6450 +F 0 "U18" H 6600 6450 60 0000 C CNN +F 1 "d_and" H 6650 6550 60 0000 C CNN +F 2 "" H 6600 6450 60 0000 C CNN +F 3 "" H 6600 6450 60 0000 C CNN + 1 6600 6450 + 1 0 0 -1 +$EndComp +$Comp +L d_and U34 +U 1 1 67FA1D32 +P 7500 6250 +F 0 "U34" H 7500 6250 60 0000 C CNN +F 1 "d_and" H 7550 6350 60 0000 C CNN +F 2 "" H 7500 6250 60 0000 C CNN +F 3 "" H 7500 6250 60 0000 C CNN + 1 7500 6250 + 1 0 0 -1 +$EndComp +$Comp +L d_and U50 +U 1 1 67FA1D99 +P 8400 6100 +F 0 "U50" H 8400 6100 60 0000 C CNN +F 1 "d_and" H 8450 6200 60 0000 C CNN +F 2 "" H 8400 6100 60 0000 C CNN +F 3 "" H 8400 6100 60 0000 C CNN + 1 8400 6100 + 1 0 0 -1 +$EndComp +$Comp +L d_and U66 +U 1 1 67FA1E04 +P 9300 5950 +F 0 "U66" H 9300 5950 60 0000 C CNN +F 1 "d_and" H 9350 6050 60 0000 C CNN +F 2 "" H 9300 5950 60 0000 C CNN +F 3 "" H 9300 5950 60 0000 C CNN + 1 9300 5950 + 1 0 0 -1 +$EndComp +$Comp +L d_and U19 +U 1 1 67FA206C +P 6600 7250 +F 0 "U19" H 6600 7250 60 0000 C CNN +F 1 "d_and" H 6650 7350 60 0000 C CNN +F 2 "" H 6600 7250 60 0000 C CNN +F 3 "" H 6600 7250 60 0000 C CNN + 1 6600 7250 + 1 0 0 -1 +$EndComp +$Comp +L d_and U35 +U 1 1 67FA20DF +P 7500 7050 +F 0 "U35" H 7500 7050 60 0000 C CNN +F 1 "d_and" H 7550 7150 60 0000 C CNN +F 2 "" H 7500 7050 60 0000 C CNN +F 3 "" H 7500 7050 60 0000 C CNN + 1 7500 7050 + 1 0 0 -1 +$EndComp +$Comp +L d_and U51 +U 1 1 67FA2158 +P 8400 6900 +F 0 "U51" H 8400 6900 60 0000 C CNN +F 1 "d_and" H 8450 7000 60 0000 C CNN +F 2 "" H 8400 6900 60 0000 C CNN +F 3 "" H 8400 6900 60 0000 C CNN + 1 8400 6900 + 1 0 0 -1 +$EndComp +$Comp +L d_and U67 +U 1 1 67FA21CB +P 9300 6750 +F 0 "U67" H 9300 6750 60 0000 C CNN +F 1 "d_and" H 9350 6850 60 0000 C CNN +F 2 "" H 9300 6750 60 0000 C CNN +F 3 "" H 9300 6750 60 0000 C CNN + 1 9300 6750 + 1 0 0 -1 +$EndComp +$Comp +L d_and U20 +U 1 1 67FA2290 +P 6600 8000 +F 0 "U20" H 6600 8000 60 0000 C CNN +F 1 "d_and" H 6650 8100 60 0000 C CNN +F 2 "" H 6600 8000 60 0000 C CNN +F 3 "" H 6600 8000 60 0000 C CNN + 1 6600 8000 + 1 0 0 -1 +$EndComp +$Comp +L d_and U36 +U 1 1 67FA2309 +P 7500 7800 +F 0 "U36" H 7500 7800 60 0000 C CNN +F 1 "d_and" H 7550 7900 60 0000 C CNN +F 2 "" H 7500 7800 60 0000 C CNN +F 3 "" H 7500 7800 60 0000 C CNN + 1 7500 7800 + 1 0 0 -1 +$EndComp +$Comp +L d_and U52 +U 1 1 67FA2407 +P 8400 7650 +F 0 "U52" H 8400 7650 60 0000 C CNN +F 1 "d_and" H 8450 7750 60 0000 C CNN +F 2 "" H 8400 7650 60 0000 C CNN +F 3 "" H 8400 7650 60 0000 C CNN + 1 8400 7650 + 1 0 0 -1 +$EndComp +$Comp +L d_and U68 +U 1 1 67FA2480 +P 9300 7500 +F 0 "U68" H 9300 7500 60 0000 C CNN +F 1 "d_and" H 9350 7600 60 0000 C CNN +F 2 "" H 9300 7500 60 0000 C CNN +F 3 "" H 9300 7500 60 0000 C CNN + 1 9300 7500 + 1 0 0 -1 +$EndComp +$Comp +L d_and U21 +U 1 1 67FA2646 +P 6600 8850 +F 0 "U21" H 6600 8850 60 0000 C CNN +F 1 "d_and" H 6650 8950 60 0000 C CNN +F 2 "" H 6600 8850 60 0000 C CNN +F 3 "" H 6600 8850 60 0000 C CNN + 1 6600 8850 + 1 0 0 -1 +$EndComp +$Comp +L d_and U37 +U 1 1 67FA26BF +P 7500 8650 +F 0 "U37" H 7500 8650 60 0000 C CNN +F 1 "d_and" H 7550 8750 60 0000 C CNN +F 2 "" H 7500 8650 60 0000 C CNN +F 3 "" H 7500 8650 60 0000 C CNN + 1 7500 8650 + 1 0 0 -1 +$EndComp +$Comp +L d_and U53 +U 1 1 67FA2893 +P 8400 8500 +F 0 "U53" H 8400 8500 60 0000 C CNN +F 1 "d_and" H 8450 8600 60 0000 C CNN +F 2 "" H 8400 8500 60 0000 C CNN +F 3 "" H 8400 8500 60 0000 C CNN + 1 8400 8500 + 1 0 0 -1 +$EndComp +$Comp +L d_and U69 +U 1 1 67FA2914 +P 9300 8350 +F 0 "U69" H 9300 8350 60 0000 C CNN +F 1 "d_and" H 9350 8450 60 0000 C CNN +F 2 "" H 9300 8350 60 0000 C CNN +F 3 "" H 9300 8350 60 0000 C CNN + 1 9300 8350 + 1 0 0 -1 +$EndComp +$Comp +L d_and U22 +U 1 1 67FA2AFC +P 6600 9850 +F 0 "U22" H 6600 9850 60 0000 C CNN +F 1 "d_and" H 6650 9950 60 0000 C CNN +F 2 "" H 6600 9850 60 0000 C CNN +F 3 "" H 6600 9850 60 0000 C CNN + 1 6600 9850 + 1 0 0 -1 +$EndComp +$Comp +L d_and U38 +U 1 1 67FA2B85 +P 7500 9650 +F 0 "U38" H 7500 9650 60 0000 C CNN +F 1 "d_and" H 7550 9750 60 0000 C CNN +F 2 "" H 7500 9650 60 0000 C CNN +F 3 "" H 7500 9650 60 0000 C CNN + 1 7500 9650 + 1 0 0 -1 +$EndComp +$Comp +L d_and U54 +U 1 1 67FA2D15 +P 8400 9500 +F 0 "U54" H 8400 9500 60 0000 C CNN +F 1 "d_and" H 8450 9600 60 0000 C CNN +F 2 "" H 8400 9500 60 0000 C CNN +F 3 "" H 8400 9500 60 0000 C CNN + 1 8400 9500 + 1 0 0 -1 +$EndComp +$Comp +L d_and U70 +U 1 1 67FA2DA0 +P 9300 9350 +F 0 "U70" H 9300 9350 60 0000 C CNN +F 1 "d_and" H 9350 9450 60 0000 C CNN +F 2 "" H 9300 9350 60 0000 C CNN +F 3 "" H 9300 9350 60 0000 C CNN + 1 9300 9350 + 1 0 0 -1 +$EndComp +$Comp +L d_and U25 +U 1 1 67FA2FE7 +P 6650 10700 +F 0 "U25" H 6650 10700 60 0000 C CNN +F 1 "d_and" H 6700 10800 60 0000 C CNN +F 2 "" H 6650 10700 60 0000 C CNN +F 3 "" H 6650 10700 60 0000 C CNN + 1 6650 10700 + 1 0 0 -1 +$EndComp +$Comp +L d_and U41 +U 1 1 67FA3072 +P 7550 10500 +F 0 "U41" H 7550 10500 60 0000 C CNN +F 1 "d_and" H 7600 10600 60 0000 C CNN +F 2 "" H 7550 10500 60 0000 C CNN +F 3 "" H 7550 10500 60 0000 C CNN + 1 7550 10500 + 1 0 0 -1 +$EndComp +$Comp +L d_and U57 +U 1 1 67FA30FD +P 8450 10350 +F 0 "U57" H 8450 10350 60 0000 C CNN +F 1 "d_and" H 8500 10450 60 0000 C CNN +F 2 "" H 8450 10350 60 0000 C CNN +F 3 "" H 8450 10350 60 0000 C CNN + 1 8450 10350 + 1 0 0 -1 +$EndComp +$Comp +L d_and U73 +U 1 1 67FA327A +P 9350 10200 +F 0 "U73" H 9350 10200 60 0000 C CNN +F 1 "d_and" H 9400 10300 60 0000 C CNN +F 2 "" H 9350 10200 60 0000 C CNN +F 3 "" H 9350 10200 60 0000 C CNN + 1 9350 10200 + 1 0 0 -1 +$EndComp +$Comp +L d_and U26 +U 1 1 67FA3608 +P 6650 11550 +F 0 "U26" H 6650 11550 60 0000 C CNN +F 1 "d_and" H 6700 11650 60 0000 C CNN +F 2 "" H 6650 11550 60 0000 C CNN +F 3 "" H 6650 11550 60 0000 C CNN + 1 6650 11550 + 1 0 0 -1 +$EndComp +$Comp +L d_and U42 +U 1 1 67FA369F +P 7550 11350 +F 0 "U42" H 7550 11350 60 0000 C CNN +F 1 "d_and" H 7600 11450 60 0000 C CNN +F 2 "" H 7550 11350 60 0000 C CNN +F 3 "" H 7550 11350 60 0000 C CNN + 1 7550 11350 + 1 0 0 -1 +$EndComp +$Comp +L d_and U58 +U 1 1 67FA373C +P 8450 11200 +F 0 "U58" H 8450 11200 60 0000 C CNN +F 1 "d_and" H 8500 11300 60 0000 C CNN +F 2 "" H 8450 11200 60 0000 C CNN +F 3 "" H 8450 11200 60 0000 C CNN + 1 8450 11200 + 1 0 0 -1 +$EndComp +$Comp +L d_and U74 +U 1 1 67FA3817 +P 9350 11050 +F 0 "U74" H 9350 11050 60 0000 C CNN +F 1 "d_and" H 9400 11150 60 0000 C CNN +F 2 "" H 9350 11050 60 0000 C CNN +F 3 "" H 9350 11050 60 0000 C CNN + 1 9350 11050 + 1 0 0 -1 +$EndComp +$Comp +L d_and U23 +U 1 1 67FA3971 +P 6600 12450 +F 0 "U23" H 6600 12450 60 0000 C CNN +F 1 "d_and" H 6650 12550 60 0000 C CNN +F 2 "" H 6600 12450 60 0000 C CNN +F 3 "" H 6600 12450 60 0000 C CNN + 1 6600 12450 + 1 0 0 -1 +$EndComp +$Comp +L d_and U39 +U 1 1 67FA3A0E +P 7500 12250 +F 0 "U39" H 7500 12250 60 0000 C CNN +F 1 "d_and" H 7550 12350 60 0000 C CNN +F 2 "" H 7500 12250 60 0000 C CNN +F 3 "" H 7500 12250 60 0000 C CNN + 1 7500 12250 + 1 0 0 -1 +$EndComp +$Comp +L d_and U55 +U 1 1 67FA3C37 +P 8400 12100 +F 0 "U55" H 8400 12100 60 0000 C CNN +F 1 "d_and" H 8450 12200 60 0000 C CNN +F 2 "" H 8400 12100 60 0000 C CNN +F 3 "" H 8400 12100 60 0000 C CNN + 1 8400 12100 + 1 0 0 -1 +$EndComp +$Comp +L d_and U71 +U 1 1 67FA3DDA +P 9300 11950 +F 0 "U71" H 9300 11950 60 0000 C CNN +F 1 "d_and" H 9350 12050 60 0000 C CNN +F 2 "" H 9300 11950 60 0000 C CNN +F 3 "" H 9300 11950 60 0000 C CNN + 1 9300 11950 + 1 0 0 -1 +$EndComp +$Comp +L d_and U24 +U 1 1 67FA4093 +P 6600 13350 +F 0 "U24" H 6600 13350 60 0000 C CNN +F 1 "d_and" H 6650 13450 60 0000 C CNN +F 2 "" H 6600 13350 60 0000 C CNN +F 3 "" H 6600 13350 60 0000 C CNN + 1 6600 13350 + 1 0 0 -1 +$EndComp +$Comp +L d_and U40 +U 1 1 67FA4136 +P 7500 13150 +F 0 "U40" H 7500 13150 60 0000 C CNN +F 1 "d_and" H 7550 13250 60 0000 C CNN +F 2 "" H 7500 13150 60 0000 C CNN +F 3 "" H 7500 13150 60 0000 C CNN + 1 7500 13150 + 1 0 0 -1 +$EndComp +$Comp +L d_and U56 +U 1 1 67FA42F7 +P 8400 13000 +F 0 "U56" H 8400 13000 60 0000 C CNN +F 1 "d_and" H 8450 13100 60 0000 C CNN +F 2 "" H 8400 13000 60 0000 C CNN +F 3 "" H 8400 13000 60 0000 C CNN + 1 8400 13000 + 1 0 0 -1 +$EndComp +$Comp +L d_and U72 +U 1 1 67FA439E +P 9300 12850 +F 0 "U72" H 9300 12850 60 0000 C CNN +F 1 "d_and" H 9350 12950 60 0000 C CNN +F 2 "" H 9300 12850 60 0000 C CNN +F 3 "" H 9300 12850 60 0000 C CNN + 1 9300 12850 + 1 0 0 -1 +$EndComp +$Comp +L d_and U27 +U 1 1 67FA46C8 +P 6650 14250 +F 0 "U27" H 6650 14250 60 0000 C CNN +F 1 "d_and" H 6700 14350 60 0000 C CNN +F 2 "" H 6650 14250 60 0000 C CNN +F 3 "" H 6650 14250 60 0000 C CNN + 1 6650 14250 + 1 0 0 -1 +$EndComp +$Comp +L d_and U43 +U 1 1 67FA4773 +P 7550 14050 +F 0 "U43" H 7550 14050 60 0000 C CNN +F 1 "d_and" H 7600 14150 60 0000 C CNN +F 2 "" H 7550 14050 60 0000 C CNN +F 3 "" H 7550 14050 60 0000 C CNN + 1 7550 14050 + 1 0 0 -1 +$EndComp +$Comp +L d_and U59 +U 1 1 67FA4822 +P 8450 13900 +F 0 "U59" H 8450 13900 60 0000 C CNN +F 1 "d_and" H 8500 14000 60 0000 C CNN +F 2 "" H 8450 13900 60 0000 C CNN +F 3 "" H 8450 13900 60 0000 C CNN + 1 8450 13900 + 1 0 0 -1 +$EndComp +$Comp +L d_and U75 +U 1 1 67FA4965 +P 9350 13750 +F 0 "U75" H 9350 13750 60 0000 C CNN +F 1 "d_and" H 9400 13850 60 0000 C CNN +F 2 "" H 9350 13750 60 0000 C CNN +F 3 "" H 9350 13750 60 0000 C CNN + 1 9350 13750 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U76 +U 1 1 67FA50D3 +P 10100 750 +F 0 "U76" H 10100 650 60 0000 C CNN +F 1 "d_inverter" H 10100 900 60 0000 C CNN +F 2 "" H 10150 700 60 0000 C CNN +F 3 "" H 10150 700 60 0000 C CNN + 1 10100 750 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U77 +U 1 1 67FA5708 +P 10150 1700 +F 0 "U77" H 10150 1600 60 0000 C CNN +F 1 "d_inverter" H 10150 1850 60 0000 C CNN +F 2 "" H 10200 1650 60 0000 C CNN +F 3 "" H 10200 1650 60 0000 C CNN + 1 10150 1700 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U78 +U 1 1 67FA599B +P 10150 2500 +F 0 "U78" H 10150 2400 60 0000 C CNN +F 1 "d_inverter" H 10150 2650 60 0000 C CNN +F 2 "" H 10200 2450 60 0000 C CNN +F 3 "" H 10200 2450 60 0000 C CNN + 1 10150 2500 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U79 +U 1 1 67FA5B38 +P 10150 3400 +F 0 "U79" H 10150 3300 60 0000 C CNN +F 1 "d_inverter" H 10150 3550 60 0000 C CNN +F 2 "" H 10200 3350 60 0000 C CNN +F 3 "" H 10200 3350 60 0000 C CNN + 1 10150 3400 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U80 +U 1 1 67FA5E1A +P 10150 4250 +F 0 "U80" H 10150 4150 60 0000 C CNN +F 1 "d_inverter" H 10150 4400 60 0000 C CNN +F 2 "" H 10200 4200 60 0000 C CNN +F 3 "" H 10200 4200 60 0000 C CNN + 1 10150 4250 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U81 +U 1 1 67FA61A3 +P 10150 5050 +F 0 "U81" H 10150 4950 60 0000 C CNN +F 1 "d_inverter" H 10150 5200 60 0000 C CNN +F 2 "" H 10200 5000 60 0000 C CNN +F 3 "" H 10200 5000 60 0000 C CNN + 1 10150 5050 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U82 +U 1 1 67FA6351 +P 10150 5900 +F 0 "U82" H 10150 5800 60 0000 C CNN +F 1 "d_inverter" H 10150 6050 60 0000 C CNN +F 2 "" H 10200 5850 60 0000 C CNN +F 3 "" H 10200 5850 60 0000 C CNN + 1 10150 5900 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U83 +U 1 1 67FA66F6 +P 10150 6700 +F 0 "U83" H 10150 6600 60 0000 C CNN +F 1 "d_inverter" H 10150 6850 60 0000 C CNN +F 2 "" H 10200 6650 60 0000 C CNN +F 3 "" H 10200 6650 60 0000 C CNN + 1 10150 6700 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U84 +U 1 1 67FA68B0 +P 10150 7450 +F 0 "U84" H 10150 7350 60 0000 C CNN +F 1 "d_inverter" H 10150 7600 60 0000 C CNN +F 2 "" H 10200 7400 60 0000 C CNN +F 3 "" H 10200 7400 60 0000 C CNN + 1 10150 7450 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U85 +U 1 1 67FA6C67 +P 10150 8300 +F 0 "U85" H 10150 8200 60 0000 C CNN +F 1 "d_inverter" H 10150 8450 60 0000 C CNN +F 2 "" H 10200 8250 60 0000 C CNN +F 3 "" H 10200 8250 60 0000 C CNN + 1 10150 8300 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U86 +U 1 1 67FA7027 +P 10150 9300 +F 0 "U86" H 10150 9200 60 0000 C CNN +F 1 "d_inverter" H 10150 9450 60 0000 C CNN +F 2 "" H 10200 9250 60 0000 C CNN +F 3 "" H 10200 9250 60 0000 C CNN + 1 10150 9300 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U89 +U 1 1 67FA734A +P 10200 10150 +F 0 "U89" H 10200 10050 60 0000 C CNN +F 1 "d_inverter" H 10200 10300 60 0000 C CNN +F 2 "" H 10250 10100 60 0000 C CNN +F 3 "" H 10250 10100 60 0000 C CNN + 1 10200 10150 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U90 +U 1 1 67FA7B46 +P 10200 11000 +F 0 "U90" H 10200 10900 60 0000 C CNN +F 1 "d_inverter" H 10200 11150 60 0000 C CNN +F 2 "" H 10250 10950 60 0000 C CNN +F 3 "" H 10250 10950 60 0000 C CNN + 1 10200 11000 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U87 +U 1 1 67FA7C0F +P 10150 11900 +F 0 "U87" H 10150 11800 60 0000 C CNN +F 1 "d_inverter" H 10150 12050 60 0000 C CNN +F 2 "" H 10200 11850 60 0000 C CNN +F 3 "" H 10200 11850 60 0000 C CNN + 1 10150 11900 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U88 +U 1 1 67FA81CA +P 10150 12800 +F 0 "U88" H 10150 12700 60 0000 C CNN +F 1 "d_inverter" H 10150 12950 60 0000 C CNN +F 2 "" H 10200 12750 60 0000 C CNN +F 3 "" H 10200 12750 60 0000 C CNN + 1 10150 12800 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U91 +U 1 1 67FA8299 +P 10200 13700 +F 0 "U91" H 10200 13600 60 0000 C CNN +F 1 "d_inverter" H 10200 13850 60 0000 C CNN +F 2 "" H 10250 13650 60 0000 C CNN +F 3 "" H 10250 13650 60 0000 C CNN + 1 10200 13700 + 1 0 0 -1 +$EndComp +Wire Wire Line + 10400 750 10600 750 +Wire Wire Line + 10450 1700 10650 1700 +Wire Wire Line + 10450 2500 10700 2500 +Wire Wire Line + 10450 3400 10700 3400 +Wire Wire Line + 10450 4250 10700 4250 +Wire Wire Line + 10450 5050 10700 5050 +Wire Wire Line + 10450 5900 10700 5900 +Wire Wire Line + 10450 6700 10600 6700 +Wire Wire Line + 10450 7450 10600 7450 +Wire Wire Line + 10450 8300 10650 8300 +Wire Wire Line + 10450 9300 10650 9300 +Wire Wire Line + 10500 10150 10650 10150 +Wire Wire Line + 10450 11900 10700 11900 +Wire Wire Line + 10450 12800 10750 12800 +Wire Wire Line + 10500 13700 10800 13700 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/SN54154/SN54154.sub b/library/SubcircuitLibrary/SN54154/SN54154.sub new file mode 100644 index 00000000..e5f7b310 --- /dev/null +++ b/library/SubcircuitLibrary/SN54154/SN54154.sub @@ -0,0 +1,277 @@ +* Subcircuit SN54154 +* c:\fossee\esim\library\subcircuitlibrary\SN54154\SN54154.sub +.subckt SN54154 o0 o1 o2 o3 o4 o5 o6 o7 o8 o9 o10 ? o11 o12 o13 o14 o15 g1_bar g2_bar d_in c_in b_in a_in ? +a1 [net-_u11-pad1_ net-_u11-pad2_ ] g u11 +a2 g1_bar net-_u11-pad1_ u5 +a3 g2_bar net-_u11-pad2_ u6 +a4 a_in a_bar u1 +a5 a_bar a u7 +a6 b_in b_bar u2 +a7 b_bar b u8 +a8 c_in c_bar u3 +a9 c_bar c u9 +a10 d_in d_bar u4 +a11 d_bar d u10 +a12 [g net-_u44-pad3_ ] net-_u60-pad3_ u60 +a13 [a_bar net-_u28-pad3_ ] net-_u44-pad3_ u44 +a14 [b_bar net-_u12-pad3_ ] net-_u28-pad3_ u28 +a15 [c_bar d_bar ] net-_u12-pad3_ u12 +a16 [g net-_u45-pad3_ ] net-_u61-pad3_ u61 +a17 [a net-_u29-pad3_ ] net-_u45-pad3_ u45 +a18 [b_bar net-_u13-pad3_ ] net-_u29-pad3_ u29 +a19 [c_bar d_bar ] net-_u13-pad3_ u13 +a20 [g net-_u46-pad3_ ] net-_u62-pad3_ u62 +a21 [a_bar net-_u30-pad3_ ] net-_u46-pad3_ u46 +a22 [b net-_u14-pad3_ ] net-_u30-pad3_ u30 +a23 [c_bar d_bar ] net-_u14-pad3_ u14 +a24 [c_bar d_bar ] net-_u15-pad3_ u15 +a25 [b net-_u15-pad3_ ] net-_u31-pad3_ u31 +a26 [a net-_u31-pad3_ ] net-_u47-pad3_ u47 +a27 [g net-_u47-pad3_ ] net-_u63-pad3_ u63 +a28 [c d_bar ] net-_u16-pad3_ u16 +a29 [b_bar net-_u16-pad3_ ] net-_u32-pad3_ u32 +a30 [a_bar net-_u32-pad3_ ] net-_u48-pad3_ u48 +a31 [g net-_u48-pad3_ ] net-_u64-pad3_ u64 +a32 [c d_bar ] net-_u17-pad3_ u17 +a33 [b_bar net-_u17-pad3_ ] net-_u33-pad3_ u33 +a34 [a net-_u33-pad3_ ] net-_u49-pad3_ u49 +a35 [g net-_u49-pad3_ ] net-_u65-pad3_ u65 +a36 [c d_bar ] net-_u18-pad3_ u18 +a37 [b net-_u18-pad3_ ] net-_u34-pad3_ u34 +a38 [a_bar net-_u34-pad3_ ] net-_u50-pad3_ u50 +a39 [g net-_u50-pad3_ ] net-_u66-pad3_ u66 +a40 [c d_bar ] net-_u19-pad3_ u19 +a41 [b net-_u19-pad3_ ] net-_u35-pad3_ u35 +a42 [a net-_u35-pad3_ ] net-_u51-pad3_ u51 +a43 [g net-_u51-pad3_ ] net-_u67-pad3_ u67 +a44 [c_bar d ] net-_u20-pad3_ u20 +a45 [b_bar net-_u20-pad3_ ] net-_u36-pad3_ u36 +a46 [a_bar net-_u36-pad3_ ] net-_u52-pad3_ u52 +a47 [g net-_u52-pad3_ ] net-_u68-pad3_ u68 +a48 [c_bar d ] net-_u21-pad3_ u21 +a49 [b_bar net-_u21-pad3_ ] net-_u37-pad3_ u37 +a50 [a net-_u37-pad3_ ] net-_u53-pad3_ u53 +a51 [g net-_u53-pad3_ ] net-_u69-pad3_ u69 +a52 [c_bar d ] net-_u22-pad3_ u22 +a53 [b net-_u22-pad3_ ] net-_u38-pad3_ u38 +a54 [a_bar net-_u38-pad3_ ] net-_u54-pad3_ u54 +a55 [g net-_u54-pad3_ ] net-_u70-pad3_ u70 +a56 [c_bar d ] net-_u25-pad3_ u25 +a57 [b net-_u25-pad3_ ] net-_u41-pad3_ u41 +a58 [a net-_u41-pad3_ ] net-_u57-pad3_ u57 +a59 [g net-_u57-pad3_ ] net-_u73-pad3_ u73 +a60 [c d ] net-_u26-pad3_ u26 +a61 [b_bar net-_u26-pad3_ ] net-_u42-pad3_ u42 +a62 [a_bar net-_u42-pad3_ ] net-_u58-pad3_ u58 +a63 [g net-_u58-pad3_ ] net-_u74-pad3_ u74 +a64 [c d ] net-_u23-pad3_ u23 +a65 [b_bar net-_u23-pad3_ ] net-_u39-pad3_ u39 +a66 [a net-_u39-pad3_ ] net-_u55-pad3_ u55 +a67 [g net-_u55-pad3_ ] net-_u71-pad3_ u71 +a68 [c d ] net-_u24-pad3_ u24 +a69 [b net-_u24-pad3_ ] net-_u40-pad3_ u40 +a70 [a_bar net-_u40-pad3_ ] net-_u56-pad3_ u56 +a71 [g net-_u56-pad3_ ] net-_u72-pad3_ u72 +a72 [c d ] net-_u27-pad3_ u27 +a73 [b net-_u27-pad3_ ] net-_u43-pad3_ u43 +a74 [a net-_u43-pad3_ ] net-_u59-pad3_ u59 +a75 [g net-_u59-pad3_ ] net-_u75-pad3_ u75 +a76 net-_u60-pad3_ o0 u76 +a77 net-_u61-pad3_ o1 u77 +a78 net-_u62-pad3_ o2 u78 +a79 net-_u63-pad3_ o3 u79 +a80 net-_u64-pad3_ o4 u80 +a81 net-_u65-pad3_ o5 u81 +a82 net-_u66-pad3_ o6 u82 +a83 net-_u67-pad3_ o7 u83 +a84 net-_u68-pad3_ o8 u84 +a85 net-_u69-pad3_ o9 u85 +a86 net-_u70-pad3_ o10 u86 +a87 net-_u73-pad3_ o11 u89 +a88 net-_u74-pad3_ o12 u90 +a89 net-_u71-pad3_ o13 u87 +a90 net-_u72-pad3_ o14 u88 +a91 net-_u75-pad3_ o15 u91 +* Schematic Name: d_and, NgSpice Name: d_and +.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u1 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u60 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u44 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u28 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u61 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u45 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u29 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u13 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u62 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u46 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u30 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u14 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u15 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u31 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u47 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u63 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u32 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u48 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u64 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u33 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u49 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u65 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u18 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u34 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u50 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u66 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u19 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u35 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u51 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u67 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u20 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u36 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u52 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u68 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u21 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u37 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u53 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u69 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u22 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u38 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u54 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u70 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u25 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u41 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u57 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u73 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u26 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u42 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u58 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u74 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u23 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u39 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u55 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u71 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u24 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u40 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u56 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u72 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u27 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u43 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u59 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u75 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u76 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u77 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u78 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u79 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u80 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u81 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u82 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u83 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u84 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u85 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u86 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u89 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u90 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u87 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u88 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u91 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.ends SN54154 \ No newline at end of file diff --git a/library/SubcircuitLibrary/SN54154/SN54154_Previous_Values.xml b/library/SubcircuitLibrary/SN54154/SN54154_Previous_Values.xml new file mode 100644 index 00000000..8eab043a --- /dev/null +++ b/library/SubcircuitLibrary/SN54154/SN54154_Previous_Values.xml @@ -0,0 +1 @@ +d_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_nandd_andd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_andd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_inverterd_invertertruefalsefalseHzHz0Volts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesVolts or AmperesVolts or Amperessecsecsec \ No newline at end of file diff --git a/library/SubcircuitLibrary/SN54154/analysis b/library/SubcircuitLibrary/SN54154/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/SN54154/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00 \ No newline at end of file -- cgit