summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Collapse)Author
2020-04-29resolves issue with pnp transistor, duplicate nodes; support for analog ↵rahulp13
library; instantiate empty device details; recursive processing of subckt
2020-04-29support for glob to load OM modelsrahulp13
2020-04-29update docstringrahulp13
2020-04-20pycodestyle compliant - modelicarahulp13
2020-04-20update to Diode model, resolves issue with duplicate nodesrahulp13
2020-04-20resolves issue with netlist pathrahulp13
2020-04-13merged PR #131rahulp13
2020-04-09resolves issue with empty pathrahulp13
2020-04-07resolved issues with refresh and rename projectrahulp13
2020-03-11resolved issue with Source indexingrahulp13
2020-03-04display manual - os specificrahulp13
2020-03-02removed str displaying 'None' on fieldsrahulp13
2020-03-02resolve issue with incorrect library pathsrahulp13
2020-03-02resolve issue with changing dirrahulp13
2020-03-02show manual for help optionrahulp13
2020-02-26minor updatesrahulp13
2020-02-23revert to xml from jsonrahulp13
2020-02-21restructured code - pyinstallerrahulp13
2020-02-21restructured eSim librariesrahulp13
2020-02-16workspace functionalityrahulp13
2020-02-16mode featurerahulp13
2020-02-15set modality to QErrorMessagerahulp13
2020-02-14pep8 compliantrahulp13
2020-02-14common code for Win and Linux, merged py2 changesrahulp13
2019-12-18removed appending dock windows to current_projectrahulp13
2019-12-18changed debug statementrahulp13
2019-12-18restored OMEdit code, trigger for rename_projectrahulp13
2019-07-02Subcircuit added by ECE fellows 2019nilshah98
2019-07-02deviceModel Libraries added by ECE fellows 2019nilshah98
2019-07-01rename one of the versions of D.lib to userDiode.libSunil Shetye
2019-07-01remove extra + at the startSunil Shetye
2019-07-01update files from eSim-ExamplesSunil Shetye
2019-07-01add missing lib filesSunil Shetye
2019-07-01remove temporary filesSunil Shetye
2019-07-01fix file permissionsSunil Shetye
2019-07-01directly select filenameSunil Shetye
2019-06-27Merge pull request #104 from anjalijaiswal08/RenameProjectSunil Shetye
Rename project Done
2019-06-27Bug Fixedanjalijaiswal08
2019-06-27Removed extra print statementsanjalijaiswal08
2019-06-27Removed extra print statementsanjalijaiswal08
2019-06-27removed needless linesanjalijaiswal08
2019-06-27Speel errors removedanjalijaiswal08
2019-06-27Pep8 doneanjalijaiswal08
2019-06-27Pep8 changesanjalijaiswal08
2019-06-27uploading subcircuit doneanjalijaiswal08
2019-06-27doneanjalijaiswal08
2019-06-27changes need to be commitedanjalijaiswal08
2019-06-27second commitedanjalijaiswal08
2019-06-27second commitedanjalijaiswal08
2019-06-27half commitedanjalijaiswal08
generated by cgit (git 2.34.1) at 2024-12-23 07:14:04 +0000