index
:
eSim/.git
master
This repository contain source code for new flow of FreeEDA now know as eSim
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
maker
/
ModelGeneration.py
Age
Commit message (
Collapse
)
Author
2023-09-02
Merge branch 'master' into master
Sumanto Kar
2023-09-02
Added contributor revisions in ModelGeneration.py
Sumanto Kar
2023-09-02
Adding support for the SHAKTI E-CLASS in the ModelGeneration.py
Sumanto Kar
Added changes for the SHAKTI E-CLASS processor. - Changes done in the Verilator commands and flags - Added options for passing the arguments to the Verilator through the testbench
2023-06-29
refactored naming conventions with kicad6
rahulp13
2023-06-13
maker module flake8 compliant & added docstrings
rahulp13
2022-02-22
Fixed typos and resolved flake8 issues
rahulp13
2022-02-22
Fix empty line lint_off crash issues
rahulp13
2022-02-22
Fix crash issue due to recursive file/directory access
rahulp13
2022-02-22
Updated Verilator and Sandpiper-SaaS commands to work on Windows OS
rahulp13
2022-02-22
Restructured config paths and other path issues
rahulp13
2022-02-22
Replaced SafeConfigParser alias with ConfigParser
rahulp13
2022-02-22
Updated MSYS paths
rahulp13
2022-02-22
Restructured Verilator libraries
rahulp13
2022-02-10
Resolves extern issue with gcc version > 9
rahulp13
2022-02-01
Update ModelGeneration.py
Charaan
2022-01-29
Fixed pep8 issues
Eyantra698Sumanto
2022-01-29
Updated the UI
Eyantra698Sumanto
2022-01-25
Adding the files of Makerchip-Ngveri
Eyantra698Sumanto