summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2020-03-02update librariesrahulp13
2020-02-26update readmerahulp13
2020-02-26minor updatesrahulp13
2020-02-23revert to xml from jsonrahulp13
2020-02-21restructured code - pyinstallerrahulp13
2020-02-21update VERSIONrahulp13
2020-02-21moved to installers branchrahulp13
2020-02-21restructured eSim librariesrahulp13
2020-02-16workspace functionalityrahulp13
2020-02-16mode featurerahulp13
2020-02-15set modality to QErrorMessagerahulp13
2020-02-14pep8 compliantrahulp13
2020-02-14update README.mdrahulp13
2020-02-14common code for Win and Linux, merged py2 changesrahulp13
2019-12-18removed appending dock windows to current_projectrahulp13
2019-12-18changed debug statementrahulp13
2019-12-18restored OMEdit code, trigger for rename_projectrahulp13
2019-07-02Merge pull request #115 from nilshah98/esesaurabhb17
Adding the work done by FSF 2019 eSim ECE Fellows
2019-07-02kicadschematic libraries added by ECE fellows 2019nilshah98
2019-07-02Subcircuit added by ECE fellows 2019nilshah98
2019-07-02deviceModel Libraries added by ECE fellows 2019nilshah98
2019-07-02Examples added by ECE fellows 2019nilshah98
2019-07-01Merge pull request #114 from sunilshetye/masterfixesSunil Shetye
Master fixes
2019-07-01rename one of the versions of D.lib to userDiode.libSunil Shetye
2019-07-01remove extra + at the startSunil Shetye
2019-07-01update files from eSim-ExamplesSunil Shetye
2019-07-01add missing lib filesSunil Shetye
2019-07-01Half adder subcircuit filename conflict in WindowsSunil Shetye
Replaced Half_Adder example with renamed HalfAdder to avoid Windows case-only filename difference conflict with subcircuit half_adder. Based on contribution by https://github.com/MaxOLydian/eSim
2019-07-01remove temporary filesSunil Shetye
2019-07-01fix file permissionsSunil Shetye
2019-07-01Added missing .rst files. (#111)Anjali Jaiswal
* Added rst files
2019-07-01Merge pull request #113 from sunilshetye/subcircuitSunil Shetye
directly select filename
2019-07-01directly select filenameSunil Shetye
2019-07-01Merge pull request #112 from sunilshetye/kicadlibrarySunil Shetye
Increased the no of ports form 8 to 26 for designing sub-circuits
2019-07-01Increased the no of ports form 8 to 26 for designing sub-circuitsMudit Joshi
2019-07-01Merge pull request #110 from anjalijaiswal08/KicadLibrarySunil Shetye
KicadSchematicLibaray files changed.
2019-06-27Merge pull request #108 from sunilshetye/ignoreSunil Shetye
ignore
2019-06-27ignoreSunil Shetye
2019-06-27update esim subckt kicad schematic librarySunil Shetye
2019-06-27update esim pspice kicad schematic librarySunil Shetye
2019-06-27Merge pull request #104 from anjalijaiswal08/RenameProjectSunil Shetye
Rename project Done
2019-06-27Bug Fixedanjalijaiswal08
2019-06-27Merge pull request #107 from anjalijaiswal08/UploadSubcircuitSunil Shetye
Upload subcircuit
2019-06-27Removed extra print statementsanjalijaiswal08
2019-06-27Removed extra print statementsanjalijaiswal08
2019-06-27removed needless linesanjalijaiswal08
2019-06-27Speel errors removedanjalijaiswal08
2019-06-27Pep8 doneanjalijaiswal08
2019-06-27Pep8 changesanjalijaiswal08
2019-06-27uploading subcircuit doneanjalijaiswal08
generated by cgit (git 2.34.1) at 2024-12-23 04:47:19 +0000