summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2022-08-11Update README.mdDilip Boidya
2022-08-11Create README.mdDilip Boidya
2022-08-11Added symbols for LEDs, Gunn Diode, transmission lines,etc.dilipboidya
2022-08-11This includes transmission lines & switch model files in device modelling windowdilipboidya
2022-08-11Added the Device Modelsdilipboidya
2022-07-29Added the Device modelsdilipboidya
2022-07-29Update eSim_Sources.libSumanto Kar
2022-06-21Replaced eSim_AC by ACSumanto Kar
Due to the prefix "eSim_", the AC source doesn't appear in the KiCAD_Ngspice Conversion hence the prefix is removed.
2022-06-12created issue and PR templatesrahulp13
2022-05-19Merge pull request #168 from mistryjay/masterRahul P
Hex upload GUI for microcontroller
2022-05-02Merge pull request #201 from Eyantra698Sumanto/masterSumanto Kar
Removed two Ngspice threads
2022-05-02Fixed Pep8 issuesSumanto Kar
2022-05-02Fixed Pep8 issuesSumanto Kar
2022-05-02Fixed Pep8 issuesSumanto Kar
2022-05-02Update NgspiceWidget.pySumanto Kar
2022-02-28Merge pull request #200 from rahulp13/masterRahul P
Refactor UI element names
2022-02-28Refactored display names in NgVeri UIrahulp13
2022-02-28Removed Windows 7 supportrahulp13
2022-02-22Merge pull request #197 from rahulp13/masterv2.2Rahul P
Fix incorrect status reporting on NgVeri UI terminal
2022-02-22Fix incorrect status reporting on NgVeri UI terminalrahulp13
2022-02-22Merge pull request #195 from rahulp13/masterSumanto Kar
Updated version details to v2.2
2022-02-22Updated version details to v2.2rahulp13
2022-02-22Merge pull request #194 from rahulp13/masterSumanto Kar
Verilator support and fixes crash issues
2022-02-22Fixed typos and resolved flake8 issuesrahulp13
2022-02-22Added a note and tooltip for Makerchip requirementsrahulp13
2022-02-22Fixed saving empty file crash issuerahulp13
2022-02-22Fix empty line lint_off crash issuesrahulp13
2022-02-22Fix crash issue due to recursive file/directory accessrahulp13
2022-02-22Check for ToS using defined functionrahulp13
2022-02-22Fixed crash issue due to NGHDL invoked without any projectrahulp13
2022-02-22Updated Ngspice 'make' commands for Windows OSrahulp13
2022-02-22Prompt ToS if Sandpiper-SaaS directly invokedrahulp13
2022-02-22Fixed crash due to Appconfig attribute errorrahulp13
2022-02-22Updated Verilator and Sandpiper-SaaS commands to work on Windows OSrahulp13
2022-02-22Restructured config paths and other path issuesrahulp13
2022-02-22Replaced SafeConfigParser alias with ConfigParserrahulp13
2022-02-22Ignore 'xterm' process checking on Windows OSrahulp13
2022-02-22Updated MSYS pathsrahulp13
2022-02-22Restructured Verilator librariesrahulp13
2022-02-16Merge pull request #174 from manasiyadav/Created-eSim.batRahul P
Fixes HOME variable issue on Windows OS
2022-02-10Merge pull request #189 from rahulp13/masterv2.2_pre-releaseRahul P
Updated version details to v2.2 pre-release
2022-02-10Updated welcome page with verilator, makerchip and added secure linksrahulp13
2022-02-10Updated version details to v2.2 pre-releaserahulp13
2022-02-10Merge pull request #188 from rahulp13/masterRahul P
Resolves extern issue with gcc version above 9
2022-02-10Resolves extern issue with gcc version > 9rahulp13
2022-02-10Merge pull request #187 from rahulp13/masterRahul P
Cleaned up merge conflict messages
2022-02-10Cleaned up merge conflict messagesrahulp13
2022-02-10Merge pull request #186 from rahulp13/masterRahul P
added Ngveri directory for modelParamXML
2022-02-10added Ngveri directory for modelParamXMLrahulp13
2022-02-08Merge pull request #184 from rohinthram/masterRahul P
Report status on compiling verilog model
generated by cgit (git 2.34.1) at 2024-12-22 21:00:43 +0000