diff options
Diffstat (limited to 'src')
14 files changed, 1706 insertions, 1075 deletions
diff --git a/src/browser/pages/User-Manual/eSim.html b/src/browser/pages/User-Manual/eSim.html index b98a4fa2..d14da283 100644 --- a/src/browser/pages/User-Manual/eSim.html +++ b/src/browser/pages/User-Manual/eSim.html @@ -6,491 +6,305 @@ <meta name="generator" content="TeX4ht (http://www.cse.ohio-state.edu/~gurari/TeX4ht/)"> <meta name="originator" content="TeX4ht (http://www.cse.ohio-state.edu/~gurari/TeX4ht/)"> <!-- html --> -<meta name="src" content="eSim.tex"> -<meta name="date" content="2015-07-31 15:26:00"> -<link rel="stylesheet" type="text/css" href="eSim.css"> +<meta name="src" content="oscad.tex"> +<meta name="date" content="2015-08-04 15:47:00"> +<link rel="stylesheet" type="text/css" href="oscad.css"> </head><body > <!--l. 62--><p class="indent" > -<div class="center" -> -<!--l. 1--><p class="noindent" > -<!--l. 2--><p class="noindent" ><span -class="cmbx-12x-x-207">eSim</span><br /><br /> -<span -class="cmbx-12x-x-144">An open source EDA tool for circuit design,</span> -<span -class="cmbx-12x-x-144">simulation, analysis and PCB design</span><br /> - -<img -src="figures/logo-trimmed.png" alt="PIC" -> - -<img -src="figures/iitblogo.png" alt="PIC" -><br /> -Indian Institute of Technology Bombay<br /> -August 2015</div> -<div class="center" -> -<!--l. 22--><p class="noindent" > -<!--l. 23--><p class="noindent" >To<br /> -<span -class="cmr-12">Mr. Narendra Kumar Sinha, IAS</span><br /> -<span -class="cmr-12">An Electronics Engineer and a Bureaucrat,</span><br /> -<span -class="cmr-12">Who dreamt of educating all Indians through NMEICT and</span><br /> -<span -class="cmr-12">Who envisioned and made possible the Aakash Tablet </span></div> - -<!--l. 31--><p class="noindent" > - <!--l. 66--><p class="indent" > <h2 class="likechapterHead"><a id="x1-1000"></a>Contents</h2> <div class="tableofcontents"> <span class="chapterToc" > <a -href="#Q1-1-3">Preface </a></span> -<br /> <span class="chapterToc" > <a -href="#Q1-1-5">Acknowledgements </a></span> -<br /> <span class="chapterToc" > <a -href="#Q1-1-7">List of Acronyms </a></span> +href="#Q1-1-3">List of Acronyms </a></span> <br /> <span class="chapterToc" >1 <a -href="#x1-50001" id="QQ2-1-8">Introduction</a></span> +href="#x1-30001" id="QQ2-1-4">Introduction</a></span> <br /> <span class="chapterToc" >2 <a -href="#x1-60002" id="QQ2-1-9">Installing and Setting up eSim</a></span> +href="#x1-40002" id="QQ2-1-5">Installing and Setting up eSim</a></span> <br /> <span class="chapterToc" >3 <a -href="#x1-70003" id="QQ2-1-10">Architecture of eSim</a></span> +href="#x1-50003" id="QQ2-1-6">Architecture of eSim</a></span> <br />  <span class="sectionToc" >3.1 <a -href="#x1-80003.1" id="QQ2-1-11">Modules used in eSim</a></span> +href="#x1-60003.1" id="QQ2-1-7">Modules used in eSim</a></span> <br />   <span class="subsectionToc" >3.1.1 <a -href="#x1-90003.1.1" id="QQ2-1-12">EEschema</a></span> +href="#x1-70003.1.1" id="QQ2-1-8">EEschema</a></span> <br />   <span class="subsectionToc" >3.1.2 <a -href="#x1-100003.1.2" id="QQ2-1-13">CvPcb</a></span> +href="#x1-80003.1.2" id="QQ2-1-9">CvPcb</a></span> <br />   <span class="subsectionToc" >3.1.3 <a -href="#x1-110003.1.3" id="QQ2-1-14">Pcbnew</a></span> +href="#x1-90003.1.3" id="QQ2-1-10">Pcbnew</a></span> <br />   <span class="subsectionToc" >3.1.4 <a -href="#x1-120003.1.4" id="QQ2-1-15">KiCad to Ngspice converter</a></span> +href="#x1-100003.1.4" id="QQ2-1-11">KiCad to Ngspice converter</a></span> <br />   <span class="subsectionToc" >3.1.5 <a -href="#x1-180003.1.5" id="QQ2-1-21">Model Builder</a></span> +href="#x1-160003.1.5" id="QQ2-1-17">Model Builder</a></span> <br />   <span class="subsectionToc" >3.1.6 <a -href="#x1-190003.1.6" id="QQ2-1-22">Subcircuit Builder</a></span> +href="#x1-170003.1.6" id="QQ2-1-18">Subcircuit Builder</a></span> <br />   <span class="subsectionToc" >3.1.7 <a -href="#x1-200003.1.7" id="QQ2-1-23">KiCad to Ngspice netlist converter</a></span> +href="#x1-180003.1.7" id="QQ2-1-19">KiCad to Ngspice netlist converter</a></span> <br />   <span class="subsectionToc" >3.1.8 <a -href="#x1-210003.1.8" id="QQ2-1-24">Ngspice</a></span> +href="#x1-190003.1.8" id="QQ2-1-20">Ngspice</a></span> <br />  <span class="sectionToc" >3.2 <a -href="#x1-220003.2" id="QQ2-1-25">Work flow of eSim</a></span> +href="#x1-200003.2" id="QQ2-1-21">Work flow of eSim</a></span> <br /> <span class="chapterToc" >4 <a -href="#x1-230004" id="QQ2-1-27">Getting Started</a></span> +href="#x1-210004" id="QQ2-1-23">Getting Started</a></span> <br />  <span class="sectionToc" >4.1 <a -href="#x1-240004.1" id="QQ2-1-28">eSim Main Window</a></span> +href="#x1-220004.1" id="QQ2-1-24">eSim Main Window</a></span> <br />   <span class="subsectionToc" >4.1.1 <a -href="#x1-250004.1.1" id="QQ2-1-29">Workspace</a></span> +href="#x1-230004.1.1" id="QQ2-1-25">Workspace</a></span> <br />   <span class="subsectionToc" >4.1.2 <a -href="#x1-260004.1.2" id="QQ2-1-31">Main-GUI</a></span> +href="#x1-240004.1.2" id="QQ2-1-27">Main-GUI</a></span> <br /> <span class="chapterToc" >5 <a -href="#x1-320005" id="QQ2-1-48">Schematic Creation</a></span> +href="#x1-300005" id="QQ2-1-44">Schematic Creation</a></span> <br />  <span class="sectionToc" >5.1 <a -href="#x1-330005.1" id="QQ2-1-49">Familiarising the Schematic Editor interface</a></span> +href="#x1-310005.1" id="QQ2-1-45">Familiarizing the Schematic Editor interface</a></span> <br />   <span class="subsectionToc" >5.1.1 <a -href="#x1-340005.1.1" id="QQ2-1-51">Top menu bar</a></span> +href="#x1-320005.1.1" id="QQ2-1-47">Top menu bar</a></span> <br />   <span class="subsectionToc" >5.1.2 <a -href="#x1-350005.1.2" id="QQ2-1-53">Top toolbar</a></span> +href="#x1-330005.1.2" id="QQ2-1-49">Top toolbar</a></span> <br />   <span class="subsectionToc" >5.1.3 <a -href="#x1-360005.1.3" id="QQ2-1-55">Toolbar on the right</a></span> +href="#x1-340005.1.3" id="QQ2-1-51">Toolbar on the right</a></span> <br />   <span class="subsectionToc" >5.1.4 <a -href="#x1-370005.1.4" id="QQ2-1-57">Toolbar on the left</a></span> +href="#x1-350005.1.4" id="QQ2-1-53">Toolbar on the left</a></span> <br />   <span class="subsectionToc" >5.1.5 <a -href="#x1-380005.1.5" id="QQ2-1-59">Hotkeys</a></span> +href="#x1-360005.1.5" id="QQ2-1-55">Hotkeys</a></span> <br />  <span class="sectionToc" >5.2 <a -href="#x1-390005.2" id="QQ2-1-60">Schematic creation for simulation</a></span> +href="#x1-370005.2" id="QQ2-1-56">Schematic creation for simulation</a></span> <br />   <span class="subsectionToc" >5.2.1 <a -href="#x1-400005.2.1" id="QQ2-1-62">Selection and placement of components</a></span> +href="#x1-380005.2.1" id="QQ2-1-58">Selection and placement of components</a></span> <br />   <span class="subsectionToc" >5.2.2 <a -href="#x1-410005.2.2" id="QQ2-1-66">Wiring the circuit</a></span> +href="#x1-390005.2.2" id="QQ2-1-62">Wiring the circuit</a></span> <br />   <span class="subsectionToc" >5.2.3 <a -href="#x1-420005.2.3" id="QQ2-1-68">Assigning values to components</a></span> +href="#x1-400005.2.3" id="QQ2-1-64">Assigning values to components</a></span> <br />   <span class="subsectionToc" >5.2.4 <a -href="#x1-430005.2.4" id="QQ2-1-70">Annotation and ERC</a></span> - +href="#x1-410005.2.4" id="QQ2-1-66">Annotation and ERC</a></span> <br />   <span class="subsectionToc" >5.2.5 <a -href="#x1-440005.2.5" id="QQ2-1-74">Netlist generation</a></span> +href="#x1-420005.2.5" id="QQ2-1-70">Netlist generation</a></span> <br /> <span class="chapterToc" >6 <a -href="#x1-450006" id="QQ2-1-76">Simulation</a></span> +href="#x1-430006" id="QQ2-1-72">Simulation</a></span> + <br />  <span class="sectionToc" >6.1 <a -href="#x1-460006.1" id="QQ2-1-77">Analysis Inserter</a></span> +href="#x1-440006.1" id="QQ2-1-73">Analysis Inserter</a></span> <br />   <span class="subsectionToc" >6.1.1 <a -href="#x1-470006.1.1" id="QQ2-1-79">Types of analysis</a></span> +href="#x1-450006.1.1" id="QQ2-1-75">Types of analysis</a></span> <br />   <span class="subsectionToc" >6.1.2 <a -href="#x1-510006.1.2" id="QQ2-1-83">DC analysis inserter</a></span> +href="#x1-490006.1.2" id="QQ2-1-79">DC analysis inserter</a></span> <br />   <span class="subsectionToc" >6.1.3 <a -href="#x1-520006.1.3" id="QQ2-1-85">AC analysis inserter</a></span> +href="#x1-500006.1.3" id="QQ2-1-81">AC analysis inserter</a></span> <br />   <span class="subsectionToc" >6.1.4 <a -href="#x1-530006.1.4" id="QQ2-1-87">Transient analysis inserter</a></span> +href="#x1-510006.1.4" id="QQ2-1-83">Transient analysis inserter</a></span> <br />  <span class="sectionToc" >6.2 <a -href="#x1-540006.2" id="QQ2-1-89">Adding Source Details</a></span> +href="#x1-520006.2" id="QQ2-1-85">Adding Source Details</a></span> <br />  <span class="sectionToc" >6.3 <a -href="#x1-550006.3" id="QQ2-1-92">Adding Ngspice Model</a></span> +href="#x1-530006.3" id="QQ2-1-88">Adding Ngspice Model</a></span> <br />  <span class="sectionToc" >6.4 <a -href="#x1-560006.4" id="QQ2-1-93">Adding Device Model Library</a></span> +href="#x1-540006.4" id="QQ2-1-89">Adding Device Model Library</a></span> <br />  <span class="sectionToc" >6.5 <a -href="#x1-570006.5" id="QQ2-1-96">Adding Sub Circuit</a></span> +href="#x1-550006.5" id="QQ2-1-92">Adding Sub Circuit</a></span> <br />  <span class="sectionToc" >6.6 <a -href="#x1-580006.6" id="QQ2-1-97">Kicad to Ngspice Conversion</a></span> +href="#x1-560006.6" id="QQ2-1-93">Kicad to Ngspice Conversion</a></span> <br />  <span class="sectionToc" >6.7 <a -href="#x1-590006.7" id="QQ2-1-99">Simulation</a></span> +href="#x1-570006.7" id="QQ2-1-95">Simulation</a></span> <br /> <span class="chapterToc" >7 <a -href="#x1-600007" id="QQ2-1-104">PCB Design</a></span> +href="#x1-580007" id="QQ2-1-100">PCB Design</a></span> <br />  <span class="sectionToc" >7.1 <a -href="#x1-610007.1" id="QQ2-1-105">Schematic creation for PCB design</a></span> +href="#x1-590007.1" id="QQ2-1-101">Schematic creation for PCB design</a></span> <br />   <span class="subsectionToc" >7.1.1 <a -href="#x1-620007.1.1" id="QQ2-1-107">Netlist generation for PCB</a></span> +href="#x1-600007.1.1" id="QQ2-1-103">Netlist generation for PCB</a></span> <br />   <span class="subsectionToc" >7.1.2 <a -href="#x1-630007.1.2" id="QQ2-1-109">Mapping of components using Footprint Editor</a></span> +href="#x1-610007.1.2" id="QQ2-1-105">Mapping of components using Footprint Editor</a></span> <br />   <span class="subsectionToc" >7.1.3 <a -href="#x1-640007.1.3" id="QQ2-1-110">Familiarising the Footprint Editor tool</a></span> +href="#x1-620007.1.3" id="QQ2-1-106">Familiarising the Footprint Editor tool</a></span> <br />   <span class="subsectionToc" >7.1.4 <a -href="#x1-660007.1.4" id="QQ2-1-114">Viewing footprints in 2D and 3D</a></span> +href="#x1-640007.1.4" id="QQ2-1-110">Viewing footprints in 2D and 3D</a></span> <br />   <span class="subsectionToc" >7.1.5 <a -href="#x1-670007.1.5" id="QQ2-1-118">Mapping of components in the RC circuit</a></span> +href="#x1-650007.1.5" id="QQ2-1-114">Mapping of components in the RC circuit</a></span> <br />  <span class="sectionToc" >7.2 <a -href="#x1-680007.2" id="QQ2-1-120">Creation of PCB layout</a></span> +href="#x1-660007.2" id="QQ2-1-116">Creation of PCB layout</a></span> <br />   <span class="subsectionToc" >7.2.1 <a -href="#x1-690007.2.1" id="QQ2-1-121">Familiarising the Layout Editor tool</a></span> +href="#x1-670007.2.1" id="QQ2-1-117">Familiarizing the Layout Editor tool</a></span> <br />   <span class="subsectionToc" >7.2.2 <a -href="#x1-710007.2.2" id="QQ2-1-125">Hotkeys</a></span> +href="#x1-690007.2.2" id="QQ2-1-121">Hotkeys</a></span> <br />   <span class="subsectionToc" >7.2.3 <a -href="#x1-720007.2.3" id="QQ2-1-126">PCB design example using RC circuit</a></span> +href="#x1-700007.2.3" id="QQ2-1-122">PCB design example using RC circuit</a></span> <br /> <span class="chapterToc" >8 <a -href="#x1-730008" id="QQ2-1-141">Model Editor</a></span> +href="#x1-710008" id="QQ2-1-137">Model Editor</a></span> <br />  <span class="sectionToc" >8.1 <a -href="#x1-740008.1" id="QQ2-1-143">Creating New Model Library </a></span> +href="#x1-720008.1" id="QQ2-1-139">Creating New Model Library </a></span> <br />  <span class="sectionToc" >8.2 <a -href="#x1-750008.2" id="QQ2-1-148">Editing Current Model Library</a></span> +href="#x1-730008.2" id="QQ2-1-144">Editing Current Model Library</a></span> <br />  <span class="sectionToc" >8.3 <a -href="#x1-760008.3" id="QQ2-1-150">Converting Library file to XML file</a></span> +href="#x1-740008.3" id="QQ2-1-146">Converting Library file to XML file</a></span> <br /> <span class="chapterToc" >9 <a -href="#x1-770009" id="QQ2-1-151">Sub-Circuit Builder</a></span> +href="#x1-750009" id="QQ2-1-147">Sub-Circuit Builder</a></span> <br />  <span class="sectionToc" >9.1 <a -href="#x1-780009.1" id="QQ2-1-153">Creating a Sub-Circuit</a></span> +href="#x1-760009.1" id="QQ2-1-149">Creating a Sub-Circuit</a></span> <br /> <span class="appendixToc" >A <a -href="#x1-79000A" id="QQ2-1-156">Solved Examples</a></span> +href="#x1-77000A" id="QQ2-1-152">Solved Examples</a></span> <br />  <span class="sectionToc" >A.1 <a -href="#x1-80000A.1" id="QQ2-1-157">Solved Examples</a></span> +href="#x1-78000A.1" id="QQ2-1-153">Solved Examples</a></span> <br />   <span class="subsectionToc" >A.1.1 <a -href="#x1-81000A.1.1" id="QQ2-1-158">Basic RC Circuit</a></span> +href="#x1-79000A.1.1" id="QQ2-1-154">Basic RC Circuit</a></span> <br />   <span class="subsectionToc" >A.1.2 <a -href="#x1-84000A.1.2" id="QQ2-1-167">Half Wave Rectifier</a></span> +href="#x1-82000A.1.2" id="QQ2-1-163">Half Wave Rectifier</a></span> <br />   <span class="subsectionToc" >A.1.3 <a -href="#x1-87000A.1.3" id="QQ2-1-177">Inverting Amplifier</a></span> +href="#x1-85000A.1.3" id="QQ2-1-173">Inverting Amplifier</a></span> <br />   <span class="subsectionToc" >A.1.4 <a -href="#x1-90000A.1.4" id="QQ2-1-187">Precision Rectifier</a></span> +href="#x1-88000A.1.4" id="QQ2-1-183">Precision Rectifier</a></span> <br />   <span class="subsectionToc" >A.1.5 <a -href="#x1-93000A.1.5" id="QQ2-1-198">Half Adder Example</a></span> +href="#x1-91000A.1.5" id="QQ2-1-194">Half Adder Example</a></span> +<br /> <span class="chapterToc" > <a +href="#Q1-1-206">References </a></span> </div> - - <h2 class="likechapterHead"><a - id="x1-2000"></a>Preface</h2> <a + <h3 class="likesectionHead"><a + id="x1-2000"></a>List of Acronyms</h3> +<a id="Q1-1-3"></a> -<!--l. 5--><p class="noindent" >eSim was formerlly known as freeEDA/Oscad. Seeds for eSim were sown when the National -Mission on Education through ICT (NMEICT) was launched: the mission document identified -<span -class="cmti-10x-x-109">Adaption & deployment of open source simulation packages equivalent to Matlab,</span> -<span -class="cmti-10x-x-109">OrCAD, etc.</span>, as one of the areas NMEICT would concentrate on. The FOSSEE -(free and open source software in science and engineering education) group at IIT -Bombay, of which we are a part of, initially started working on Python and Scilab. The -Standing Committee of NMEICT encouraged us to contribute to other open source -software as well. This push helped us develop eSim, an open source alternative to -OrCAD. -<!--l. 18--><p class="indent" > eSim is an electronic design automation (EDA) tool, developed using KiCad and Ngspice. -We have made the netlist files generated by KiCad suitable for simulation through -Ngspice. In order to provide an explanation facility, we have developed a method to -automatically generate differential equations that describe a given analog circuit. -Once satisfied with simulation results, the user can create a Gerber file for PCB -fabrication. -<!--l. 24--><p class="indent" > The FOSSEE team has also created more than 160 Scilab Textbook Companions, -each of which contains Scilab code for worked out examples of standard textbooks, -mostly in engineering and science. These have been created by the students and -professors from various educational institutions in India. These textbooks can be -downloaded free of cost from <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. They can also be executed remotely on GARUDA cloud -<span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. -<!--l. 32--><p class="indent" > We are embarking on a similar methodology for eSim as well: we have solved most of the -worked out examples of <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span> and given the solution in Appendix <a -href="#x1-79000A">A<!--tex4ht:ref: ch:appen --></a>. We hope to create eSim -Textbook Companions for all other relevant standard textbooks as well in the near future, -once again through students and other volunteers. -<!--l. 38--><p class="indent" > Solving the worked out examples of <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span> was a good exercise, as it helped identify and -include some missing features. The yet to be created eSim Textbook Companions -are expected to help in this regard, while simultaneously increasing the available -documentation. -<!--l. 44--><p class="indent" > Lab migration is another important activity that the FOSSEE team is involved in. It -provides equivalent Scilab code for Matlab based labs. This is also carried out through -students and volunteers. We are starting this activity for eSim as well: we will try to provide - -equivalent eSim based solution to all circuit design labs that currently use proprietary -software. -<!--l. 51--><p class="indent" > Another important project supported by NMEICT is the Teach 10,000 Teachers (T10KT) -programme. This methodology, pioneered at IIT Bombay <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>, <span -class="cmbx-10x-x-109">?</span>]</span> has demonstrated that it is -possible for the best people in the field to provide extremely high quality training -to a large number of learners simultaneously. eSim is expected to be used in the -forthcoming T10KT course on Analog Electronics, organised by IIT Kharagpur -<span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. -<!--l. 60--><p class="indent" > We invite all EDA enthusiasts to work with us through the following resources: -<a - id="x1-2001r1"></a>1. URL for all FOSSEE activities: http://fossee.in <a - id="x1-2002r2"></a>2. URL for all eSim resources: -http://oscad.in <a - id="x1-2003r3"></a>3. Textbook companion: textbook-companion@oscad.in <a - id="x1-2004r4"></a>4. Lab migration: -lab-migration@oscad.in <a - id="x1-2005r5"></a>5. SELF workshops: SELF-workshop@oscad.in <a - id="x1-2006r6"></a>6. eSim -development and enhancing its capabilities: Oscad-dev@oscad.in <a - id="x1-2007r7"></a>7. Feedback on this book: -Oscad-textbook@oscad.in. -We also hope to establish forum based discussion services for eSim. -<!--l. 75--><p class="indent" > Finally, an electronic version of this book is available for noncommercial purposes at -http://oscad.in. - <h3 class="likesectionHead"><a - id="x1-3000"></a>Acknowledgements</h3> -<a - id="Q1-1-5"></a> -<!--l. 81--><p class="noindent" >We would first like to thank Mr. N. K. Sinha, IAS, for without him, there would -have been no National Mission on Education through ICT (NMEICT), without -which, there would have been no FOSSEE, without which, there would have been -no eSim. The idealistic guiding principles of NMEICT, namely, reliance on open -source software, providing free access to e-content and Internet connectivity for all -educational institutions, egged us to contribute our best and one of the outcomes is -eSim. -<!--l. 90--><p class="indent" > We would like to thank the former Human Resource Development Minister (HRM) Mr. -Arjun Singh for getting NMEICT started. We would like to acknowledge the former HRM Mr. -Kapil Sibal for his unstinting support and the faith he had in the NMEICT administration -team. We would like to thank the current HRM Dr. Pallam Raju for extending the tenure of -NMEICT by five more years. -<!--l. 97--><p class="indent" > We want to thank the Members of the Standing Committee of NMEICT who met once in -two weeks for almost two years to review project proposals and to recommend them for -funding or giving suggestions for improvement. We also want to thank them for urging us to -work on more FOSS systems than what we were prepared for. Without this kind of active -support, the ecosystem required for projects like eSim to flourish, established at IIT -Bombay through the many projects funded through NMEICT, would not have -materialised. -<!--l. 106--><p class="indent" > We want to thank the FOSSEE faculty members Profs. Prabhu Ramachandran, Madhu -Belur, Mani Bhushan, Shiva Gopalakrishnan, Jayendran Venkateswaran, Ashutosh -Mahajan and Supratik Chakraborty for establishing a vibrant FOSSEE group at -IIT Bombay. We want to thank Prof. D. B. Phatak for being a constant source -of inspiration and encouragement and for supporting our activities. We want to -thank other faculty members with NMEICT projects at IIT Bombay, namely, Profs. -Kavi Arya, Ravi Poovaiah, Santosh Noronha, Anil Kulkarni, Sridhar Iyer, Sahana -Murthy and Shishir Jha for sharing their dreams, processes and facilities. We want to -thank the staff members of all NMEICT projects at IIT Bombay in general and of -FOSSEE and Spoken Tutorial projects in particular, for providing a wonderful work -environment. -<!--l. 119--><p class="indent" > We want to thank the IIT Bombay administration in general and R&D office in particular -for providing us with an excellent environment to make us work efficiently. We want to thank -the researchers and faculty members in our departments for providing us with necessary space -and for putting up with our tantrums. -<!--l. 125--><p class="indent" > We would like to thank the professors, staff and students affiliated with the Wadhwani -Electronics lab at IIT Bombay for trying out eSim in lab courses and for the useful -suggestions. We would like to thank Abhishek Pawar for creating Spoken Tutorials on KiCad. -We would like to thank Saket Choudhary for making the netlist files generated by KiCad - -compatible with Ngspice.<br -class="newline" /> -<div class="center" -> -<!--l. 134--><p class="noindent" > -<div class="tabular"> <table id="TBL-1" class="tabular" + <div class="tabular"> <table id="TBL-1" class="tabular" cellspacing="0" cellpadding="0" ><colgroup id="TBL-1-1g"><col id="TBL-1-1"><col -id="TBL-1-2"><col -id="TBL-1-3"></colgroup><tr - style="vertical-align:baseline;" id="TBL-1-1-"><td style="white-space:nowrap; text-align:center;" id="TBL-1-1-1" -class="td11"></td><td style="white-space:nowrap; text-align:center;" id="TBL-1-1-2" -class="td11">Kannan M. Moudgalya</td> -</tr><tr -class="vspace" style="font-size:14.22636pt"><td -> </td><td -> </td><td -> </td></tr><tr - style="vertical-align:baseline;" id="TBL-1-2-"><td style="white-space:nowrap; text-align:center;" id="TBL-1-2-1" -class="td11"> </td><td style="white-space:nowrap; text-align:center;" id="TBL-1-2-2" -class="td11"> IIT Bombay </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-1-3-"><td style="white-space:nowrap; text-align:center;" id="TBL-1-3-1" -class="td11"> </td><td style="white-space:nowrap; text-align:center;" id="TBL-1-3-2" -class="td11"> 22 August 2015 </td></tr></table> -</div></div> - - <h3 class="likesectionHead"><a - id="x1-4000"></a>List of Acronyms</h3> -<a - id="Q1-1-7"></a> - <div class="tabular"> <table id="TBL-2" class="tabular" -cellspacing="0" cellpadding="0" -><colgroup id="TBL-2-1g"><col -id="TBL-2-1"><col -id="TBL-2-2"></colgroup><tr - style="vertical-align:baseline;" id="TBL-2-1-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-1-1" +id="TBL-1-2"></colgroup><tr + style="vertical-align:baseline;" id="TBL-1-1-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-1-1" class="td11"> </td></tr><tr - style="vertical-align:baseline;" id="TBL-2-2-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-2-1" -class="td11">ADC</td><td style="white-space:wrap; text-align:left;" id="TBL-2-2-2" + style="vertical-align:baseline;" id="TBL-1-2-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-2-1" +class="td11">ADC</td><td style="white-space:wrap; text-align:left;" id="TBL-1-2-2" class="td11"><!--l. 4--><p class="noindent" >Analog to Digital Converter </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-3-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-3-1" -class="td11">BJT </td><td style="white-space:wrap; text-align:left;" id="TBL-2-3-2" + style="vertical-align:baseline;" id="TBL-1-3-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-3-1" +class="td11">BJT </td><td style="white-space:wrap; text-align:left;" id="TBL-1-3-2" class="td11"><!--l. 5--><p class="noindent" >Bipolar Junction Transistor </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-4-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-4-1" -class="td11">BV </td><td style="white-space:wrap; text-align:left;" id="TBL-2-4-2" + style="vertical-align:baseline;" id="TBL-1-4-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-4-1" +class="td11">BV </td><td style="white-space:wrap; text-align:left;" id="TBL-1-4-2" class="td11"><!--l. 6--><p class="noindent" >Breakdown Voltage </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-5-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-5-1" -class="td11">CCCS </td><td style="white-space:wrap; text-align:left;" id="TBL-2-5-2" + style="vertical-align:baseline;" id="TBL-1-5-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-5-1" +class="td11">CCCS </td><td style="white-space:wrap; text-align:left;" id="TBL-1-5-2" class="td11"><!--l. 7--><p class="noindent" >Current Controlled Current Source </td></tr><tr - style="vertical-align:baseline;" id="TBL-2-6-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-6-1" -class="td11">CCVS </td> <td style="white-space:wrap; text-align:left;" id="TBL-2-6-2" + style="vertical-align:baseline;" id="TBL-1-6-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-6-1" +class="td11">CCVS </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-6-2" class="td11"><!--l. 8--><p class="noindent" >Current Controlled Voltage Source</td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-7-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-7-1" -class="td11">CPU </td><td style="white-space:wrap; text-align:left;" id="TBL-2-7-2" + style="vertical-align:baseline;" id="TBL-1-7-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-7-1" +class="td11">CPU </td><td style="white-space:wrap; text-align:left;" id="TBL-1-7-2" class="td11"><!--l. 9--><p class="noindent" >Central Processing Unit </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-8-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-8-1" -class="td11">DAC </td><td style="white-space:wrap; text-align:left;" id="TBL-2-8-2" + style="vertical-align:baseline;" id="TBL-1-8-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-8-1" +class="td11">DAC </td><td style="white-space:wrap; text-align:left;" id="TBL-1-8-2" class="td11"><!--l. 10--><p class="noindent" >Digital to Analog Converter </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-9-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-9-1" -class="td11">DRC </td><td style="white-space:wrap; text-align:left;" id="TBL-2-9-2" + style="vertical-align:baseline;" id="TBL-1-9-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-9-1" +class="td11">DRC </td><td style="white-space:wrap; text-align:left;" id="TBL-1-9-2" class="td11"><!--l. 11--><p class="noindent" >Design Rules Check </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-10-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-10-1" -class="td11">DXF </td><td style="white-space:wrap; text-align:left;" id="TBL-2-10-2" + style="vertical-align:baseline;" id="TBL-1-10-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-10-1" +class="td11">DXF </td><td style="white-space:wrap; text-align:left;" id="TBL-1-10-2" class="td11"><!--l. 12--><p class="noindent" >Drawing Interchange Format or Drawing Exchange Format </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-11-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-11-1" -class="td11">EDA </td><td style="white-space:wrap; text-align:left;" id="TBL-2-11-2" + style="vertical-align:baseline;" id="TBL-1-11-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-11-1" +class="td11">EDA </td><td style="white-space:wrap; text-align:left;" id="TBL-1-11-2" class="td11"><!--l. 13--><p class="noindent" >Electronic Design Automation </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-12-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-12-1" -class="td11">ERC </td><td style="white-space:wrap; text-align:left;" id="TBL-2-12-2" + style="vertical-align:baseline;" id="TBL-1-12-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-12-1" +class="td11">ERC </td><td style="white-space:wrap; text-align:left;" id="TBL-1-12-2" class="td11"><!--l. 14--><p class="noindent" >Electric Rules Check </td></tr><tr - style="vertical-align:baseline;" id="TBL-2-13-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-13-1" -class="td11">FOSS </td> <td style="white-space:wrap; text-align:left;" id="TBL-2-13-2" + style="vertical-align:baseline;" id="TBL-1-13-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-13-1" +class="td11">FOSS </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-13-2" class="td11"><!--l. 15--><p class="noindent" >Free and Open Source Software</td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-14-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-14-1" -class="td11">FPGA </td><td style="white-space:wrap; text-align:left;" id="TBL-2-14-2" + style="vertical-align:baseline;" id="TBL-1-14-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-14-1" +class="td11">FPGA </td><td style="white-space:wrap; text-align:left;" id="TBL-1-14-2" class="td11"><!--l. 16--><p class="noindent" >Field Programmable Gate Array </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-15-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-15-1" -class="td11">gEDA </td><td style="white-space:wrap; text-align:left;" id="TBL-2-15-2" + style="vertical-align:baseline;" id="TBL-1-15-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-15-1" +class="td11">gEDA </td><td style="white-space:wrap; text-align:left;" id="TBL-1-15-2" class="td11"><!--l. 17--><p class="noindent" >Electronic Design Automation released under GPL </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-16-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-16-1" -class="td11">GUI </td><td style="white-space:wrap; text-align:left;" id="TBL-2-16-2" + style="vertical-align:baseline;" id="TBL-1-16-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-16-1" +class="td11">GUI </td><td style="white-space:wrap; text-align:left;" id="TBL-1-16-2" class="td11"><!--l. 18--><p class="noindent" >Graphical User Interface </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-17-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-17-1" -class="td11">HDL </td><td style="white-space:wrap; text-align:left;" id="TBL-2-17-2" + style="vertical-align:baseline;" id="TBL-1-17-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-17-1" +class="td11">HDL </td><td style="white-space:wrap; text-align:left;" id="TBL-1-17-2" class="td11"><!--l. 19--><p class="noindent" >Hardware Descrition Language </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-18-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-18-1" -class="td11">HPGL </td><td style="white-space:wrap; text-align:left;" id="TBL-2-18-2" + style="vertical-align:baseline;" id="TBL-1-18-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-18-1" +class="td11">HPGL </td><td style="white-space:wrap; text-align:left;" id="TBL-1-18-2" class="td11"><!--l. 20--><p class="noindent" >Hewlett-Packard Graphics Language </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-19-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-19-1" -class="td11">IC </td><td style="white-space:wrap; text-align:left;" id="TBL-2-19-2" + style="vertical-align:baseline;" id="TBL-1-19-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-19-1" +class="td11">IC </td><td style="white-space:wrap; text-align:left;" id="TBL-1-19-2" class="td11"><!--l. 21--><p class="noindent" >Integrated Circuit </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-20-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-20-1" -class="td11">ICT </td><td style="white-space:wrap; text-align:left;" id="TBL-2-20-2" + style="vertical-align:baseline;" id="TBL-1-20-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-20-1" +class="td11">ICT </td><td style="white-space:wrap; text-align:left;" id="TBL-1-20-2" class="td11"><!--l. 22--><p class="noindent" >Information and Communication Technology </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-21-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-21-1" -class="td11">IGBT </td><td style="white-space:wrap; text-align:left;" id="TBL-2-21-2" + style="vertical-align:baseline;" id="TBL-1-21-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-21-1" +class="td11">IGBT </td><td style="white-space:wrap; text-align:left;" id="TBL-1-21-2" class="td11"><!--l. 23--><p class="noindent" >Insulated Gate Bipolar Transistor </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-22-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-22-1" -class="td11">JFET </td><td style="white-space:wrap; text-align:left;" id="TBL-2-22-2" + style="vertical-align:baseline;" id="TBL-1-22-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-22-1" +class="td11">JFET </td><td style="white-space:wrap; text-align:left;" id="TBL-1-22-2" class="td11"><!--l. 24--><p class="noindent" >Junction Field Effect Transistor </td></tr><tr - style="vertical-align:baseline;" id="TBL-2-23-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-23-1" -class="td11">KCE </td> <td style="white-space:wrap; text-align:left;" id="TBL-2-23-2" + style="vertical-align:baseline;" id="TBL-1-23-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-23-1" +class="td11">KCE </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-23-2" class="td11"><!--l. 25--><p class="noindent" >Kirchoff’s Current Law</td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-24-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-24-1" -class="td11">KVE </td><td style="white-space:wrap; text-align:left;" id="TBL-2-24-2" + style="vertical-align:baseline;" id="TBL-1-24-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-24-1" +class="td11">KVE </td><td style="white-space:wrap; text-align:left;" id="TBL-1-24-2" class="td11"><!--l. 26--><p class="noindent" >Kirchoff’s Voltage Law </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-25-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-25-1" -class="td11">LXDE </td><td style="white-space:wrap; text-align:left;" id="TBL-2-25-2" + style="vertical-align:baseline;" id="TBL-1-25-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-25-1" +class="td11">LXDE </td><td style="white-space:wrap; text-align:left;" id="TBL-1-25-2" class="td11"><!--l. 27--><p class="noindent" >Lightweight X11 Desktop Environment </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-26-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-26-1" -class="td11">MNA </td><td style="white-space:wrap; text-align:left;" id="TBL-2-26-2" + style="vertical-align:baseline;" id="TBL-1-26-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-26-1" +class="td11">MNA </td><td style="white-space:wrap; text-align:left;" id="TBL-1-26-2" class="td11"><!--l. 28--><p class="noindent" >Modified Nodal Analysis </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-27-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-27-1" -class="td11">MOSFET</td><td style="white-space:wrap; text-align:left;" id="TBL-2-27-2" + style="vertical-align:baseline;" id="TBL-1-27-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-27-1" +class="td11">MOSFET</td><td style="white-space:wrap; text-align:left;" id="TBL-1-27-2" class="td11"><!--l. 29--><p class="noindent" >Metal Oxide Semiconductor Field Effect Transistor </td></tr><tr - style="vertical-align:baseline;" id="TBL-2-28-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-28-1" -class="td11">NMEICT </td> <td style="white-space:wrap; text-align:left;" id="TBL-2-28-2" + style="vertical-align:baseline;" id="TBL-1-28-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-28-1" +class="td11">NMEICT </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-28-2" class="td11"><!--l. 30--><p class="noindent" >National Mission on Education through ICT</td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-29-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-29-1" -class="td11">Op-amp </td><td style="white-space:wrap; text-align:left;" id="TBL-2-29-2" + style="vertical-align:baseline;" id="TBL-1-29-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-29-1" +class="td11">Op-amp </td><td style="white-space:wrap; text-align:left;" id="TBL-1-29-2" class="td11"><!--l. 31--><p class="noindent" >Operational Amplifier </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-30-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-30-1" -class="td11">OTC </td><td style="white-space:wrap; text-align:left;" id="TBL-2-30-2" -class="td11"><!--l. 32--><p class="noindent" >Oscad Textbook Companion </td> -</tr><tr - style="vertical-align:baseline;" id="TBL-2-31-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-31-1" -class="td11">PCB </td><td style="white-space:wrap; text-align:left;" id="TBL-2-31-2" + style="vertical-align:baseline;" id="TBL-1-30-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-30-1" +class="td11">PCB </td><td style="white-space:wrap; text-align:left;" id="TBL-1-30-2" class="td11"><!--l. 33--><p class="noindent" >Printed Circuit Board </td></tr><tr - style="vertical-align:baseline;" id="TBL-2-32-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-32-1" -class="td11">RS </td> <td style="white-space:wrap; text-align:left;" id="TBL-2-32-2" + style="vertical-align:baseline;" id="TBL-1-31-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-31-1" +class="td11">RS </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-31-2" class="td11"><!--l. 34--><p class="noindent" >Ohmic Resistance</td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-33-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-33-1" -class="td11">SELF </td><td style="white-space:wrap; text-align:left;" id="TBL-2-33-2" + style="vertical-align:baseline;" id="TBL-1-32-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-32-1" +class="td11">SELF </td><td style="white-space:wrap; text-align:left;" id="TBL-1-32-2" class="td11"><!--l. 35--><p class="noindent" >Spoken Tutorial based Education and Learning through Free FOSS study </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-34-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-34-1" -class="td11">SMCSim </td><td style="white-space:wrap; text-align:left;" id="TBL-2-34-2" -class="td11"><!--l. 36--><p class="noindent" >Scilab based Mini Circuit Simulator </td></tr><tr - style="vertical-align:baseline;" id="TBL-2-35-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-35-1" -class="td11">SVF </td> <td style="white-space:wrap; text-align:left;" id="TBL-2-35-2" -class="td11"><!--l. 37--><p class="noindent" >Serial Vector Format</td> -</tr><tr - style="vertical-align:baseline;" id="TBL-2-36-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-36-1" -class="td11">T10KT </td><td style="white-space:wrap; text-align:left;" id="TBL-2-36-2" -class="td11"><!--l. 38--><p class="noindent" >Teach 10,000 Teachers </td> + style="vertical-align:baseline;" id="TBL-1-33-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-33-1" +class="td11">SVF </td><td style="white-space:wrap; text-align:left;" id="TBL-1-33-2" +class="td11"><!--l. 37--><p class="noindent" >Serial Vector Format </td></tr><tr + style="vertical-align:baseline;" id="TBL-1-34-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-34-1" +class="td11">T10KT </td> <td style="white-space:wrap; text-align:left;" id="TBL-1-34-2" +class="td11"><!--l. 38--><p class="noindent" >Teach 10,000 Teachers</td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-37-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-37-1" -class="td11">VCCS </td><td style="white-space:wrap; text-align:left;" id="TBL-2-37-2" + style="vertical-align:baseline;" id="TBL-1-35-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-35-1" +class="td11">VCCS </td><td style="white-space:wrap; text-align:left;" id="TBL-1-35-2" class="td11"><!--l. 39--><p class="noindent" >Voltage Controlled Current Source </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-38-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-38-1" -class="td11">VCVS </td><td style="white-space:wrap; text-align:left;" id="TBL-2-38-2" + style="vertical-align:baseline;" id="TBL-1-36-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-36-1" +class="td11">VCVS </td><td style="white-space:wrap; text-align:left;" id="TBL-1-36-2" class="td11"><!--l. 40--><p class="noindent" >Voltage Controlled Voltage source </td> </tr><tr - style="vertical-align:baseline;" id="TBL-2-39-"><td style="white-space:nowrap; text-align:left;" id="TBL-2-39-1" + style="vertical-align:baseline;" id="TBL-1-37-"><td style="white-space:nowrap; text-align:left;" id="TBL-1-37-1" class="td11"> </td> </tr></table></div> <!--l. 73--><p class="indent" > @@ -499,7 +313,7 @@ class="td11"> </td> </tr></table></div> <!--l. 8--><p class="indent" > <h2 class="chapterHead"><span class="titlemark">Chapter 1</span><br /><a - id="x1-50001"></a>Introduction</h2> Electronic systems are an integral part of human life. They have + id="x1-30001"></a>Introduction</h2> Electronic systems are an integral part of human life. They have simplified our lives to a great extent. Starting from small systems made of a few discrete components to the present day integrated circuits (ICs) with millions of logic gates, electronic systems have undergone a sea change. As a result, design of @@ -509,27 +323,27 @@ and efficient designs. These are called <span class="cmtt-10x-x-109">Electronic Design Automation </span>or <span class="cmtt-10x-x-109">EDA</span> <a - id="dx1-5001"></a>tools. + id="dx1-3001"></a>tools. <!--l. 20--><p class="noindent" >Let us see the steps involved in EDA.<a - id="dx1-5002"></a> In the first stage, the specifications of the system are + id="dx1-3002"></a> In the first stage, the specifications of the system are laid out. These specifications are then converted to a design. The design could be in the form of a circuit schematic, logical description using an HDL language, etc. The design is then simulated and re-designed, if needed, to achieve the desired results. Once simulation achieves the specifications, the design is either converted to a PCB, a chip layout, or ported to an FPGA. The final product is again tested for specifications. The whole cycle is repeated until desired results are obtained -<span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. +<span class="cite"> [<a +href="#Xeda">9</a>]</span>. <!--l. 31--><p class="indent" > A person who builds an electronic system has to first design the circuit, produce a virtual representation of it through a schematic for easy comprehension, simulate it and finally convert it into a Printed Circuit Board (PCB). <a - id="dx1-5003"></a>There are various tools available that help do + id="dx1-3003"></a>There are various tools available that help do this. Some of the popular EDA tools are those of <span class="cmtt-10x-x-109">Cadence</span>, <span class="cmtt-10x-x-109">Synopys</span>, <span class="cmtt-10x-x-109">Mentor Graphics </span>and <span -class="cmtt-10x-x-109">Xilinx</span>. Although these are fairly comprehensive and high end, their licences are expensive, +class="cmtt-10x-x-109">Xilinx</span>. Although these are fairly comprehensive and high end, their licenses are expensive, being proprietary. <!--l. 40--><p class="indent" > There are some free and open source EDA tools like <span class="cmtt-10x-x-109">gEDA</span>, <span @@ -550,45 +364,39 @@ class="cmbx-10x-x-109">c</span>omputer class="cmbx-10x-x-109">a</span>ided <span class="cmbx-10x-x-109">d</span>esign. eSim is created using open source software packages, such as KiCad, Ngspice, Scilab and Python. <a - id="dx1-5004"></a><a - id="dx1-5005"></a> <a - id="dx1-5006"></a><a - id="dx1-5007"></a> Using eSim, one can create circuit schematics, perform simulations -and design PCB layouts. It can create or edit new device models, and create or -edit subcircuits for simulation. It also has a Scilab based Mini Circuit Simulator -(SMCSim), <a - id="dx1-5008"></a>which is capable of giving the circuit equations for each simulation -step. This feature is unique to eSim. Because of these reasons, eSim is expected to + id="dx1-3004"></a><a + id="dx1-3005"></a> <a + id="dx1-3006"></a>Using eSim, one can create circuit schematics, perform simulations and +design PCB layouts. It can create or edit new device models, and create or edit subcircuits for +simulation. This feature is unique to eSim. Because of these reasons, eSim is expected to be useful to students, teachers and other professionals who would want to study and/or design electronic systems. eSim is also useful for entrepreneurs and small scale enterprises who do not have the capability to invest in heavily priced proprietary tools. -<!--l. 66--><p class="indent" > This book introduces eSim to the reader and illustrates all the features of eSim with -examples. Chapter <span -class="cmbx-10x-x-109">??</span> gives step by step instructions to install eSim on a typical computer - +<!--l. 63--><p class="indent" > This book introduces eSim to the reader and illustrates all the features of eSim with +examples. Chapter <a +href="#x1-40002">2<!--tex4ht:ref: chap2 --></a> gives step by step instructions to install eSim on a typical computer system and to validate the installation. The software architecture of eSim is presented in Chapter <a -href="#x1-70003">3<!--tex4ht:ref: chap3 --></a>. Chapter <a -href="#x1-230004">4<!--tex4ht:ref: chap4 --></a> gets the user started with eSim. It takes them through a tour of eSim +href="#x1-50003">3<!--tex4ht:ref: chap3 --></a>. Chapter <a +href="#x1-210004">4<!--tex4ht:ref: chap4 --></a> gets the user started with eSim. It takes them through a tour of eSim + with the help of a simple RC circuit example. Chapter <a -href="#x1-320005">5<!--tex4ht:ref: chap5 --></a> explains how to create circuit +href="#x1-300005">5<!--tex4ht:ref: chap5 --></a> explains how to create circuit schematics using eSim, in detail using examples. Chapter <a -href="#x1-450006">6<!--tex4ht:ref: chap6 --></a> illustrates how to simulate +href="#x1-430006">6<!--tex4ht:ref: chap6 --></a> illustrates how to simulate circuits using eSim. Chapter <a -href="#x1-600007">7<!--tex4ht:ref: chap7 --></a> explains PCB design using eSim, in detail. The advanced -features of eSim such as Model Builder covered in Chapter <span -class="cmbx-10x-x-109">??</span> and Sub circuiting is -covered in Chapter <span -class="cmbx-10x-x-109">??</span>. Appendix <a -href="#x1-79000A">A<!--tex4ht:ref: ch:appen --></a> presents examples, that have been worked +href="#x1-580007">7<!--tex4ht:ref: chap7 --></a> explains PCB design using eSim, in detail. The advanced +features of eSim such as Model Builder covered in Chapter <a +href="#x1-710008">8<!--tex4ht:ref: chap8 --></a> and Sub circuiting +is covered in Chapter <a +href="#x1-750009">9<!--tex4ht:ref: chap9 --></a>. Appendix <a +href="#x1-77000A">A<!--tex4ht:ref: ch:appen --></a> presents examples, that have been worked out using eSim, from the book <span class="cmtt-10x-x-109">Microelectronic Circuits </span>by Sedra and Smith -<span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. Appendix <span -class="cmbx-10x-x-109">??</span> explains the resources available for the use and promotion of -eSim. -<!--l. 79--><p class="indent" > The following convention has been adopted throughout this book. All the menu names, +<span class="cite"> [<a +href="#Xsedra">1</a>]</span>. +<!--l. 75--><p class="indent" > The following convention has been adopted throughout this book. All the menu names, options under each menu item, tool names, certain points to be noted, etc., are given in <span class="cmti-10x-x-109">italics</span>. Some keywords, names of certain windows/dialog boxes, names of some @@ -602,14 +410,33 @@ yes, etc., are also mentioned in <span class="cmtt-10x-x-109">typewriter </span>font. <h2 class="chapterHead"><span class="titlemark">Chapter 2</span><br /><a - id="x1-60002"></a>Installing and Setting up eSim</h2> + id="x1-40002"></a>Installing and Setting up eSim</h2> + <dl class="enumerate"><dt class="enumerate"> + 1. </dt><dd +class="enumerate"><span +class="cmbx-10x-x-109">eSim installation in Ubuntu:</span><br +class="newline" />After downloading the zip file from https://github.com/FOSSEE/eSim to a local + directory unpack it using:<br +class="newline" />      <span +class="cmbx-10x-x-109">$ unzip eSim.zip </span><br +class="newline" />Now change directories in to the top-level source directory (where this INSTALL + file can be found). + <!--l. 13--><p class="noindent" >To install eSim and other dependecies run the following command. <br +class="newline" />      <span +class="cmbx-10x-x-109">$ ../install-linux.sh –install </span><br +class="newline" />Above script will install eSim along with dependencies. + <!--l. 19--><p class="noindent" >eSim will be installed to /opt/eSim + <!--l. 21--><p class="noindent" >To run eSim you can directly run it from terminal as <br +class="newline" />      <span +class="cmbx-10x-x-109">$ esim </span><br +class="newline" />or you can double click on eSim icon created on desktop after installation.</dd></dl> <!--l. 2--><p class="indent" > <h2 class="chapterHead"><span class="titlemark">Chapter 3</span><br /><a - id="x1-70003"></a>Architecture of eSim</h2> + id="x1-50003"></a>Architecture of eSim</h2> <!--l. 6--><p class="noindent" >eSim is a CAD <a - id="dx1-7001"></a>tool that helps electronic system designers to design, test and analyse their + id="dx1-5001"></a>tool that helps electronic system designers to design, test and analyse their circuits. But the important feature of this tool is that it is open source and hence the user can modify the source as per his/her need. The software provides a generic, modular and extensible platform for experiment with electronic circuits. This software runs on all @@ -627,61 +454,61 @@ have the capability to explain the circuit by giving symbolic equations and nume values. The architecture of eSim has been designed by keeping these objectives in mind. <h3 class="sectionHead"><span class="titlemark">3.1 </span> <a - id="x1-80003.1"></a>Modules used in eSim</h3> + id="x1-60003.1"></a>Modules used in eSim</h3> <!--l. 25--><p class="noindent" >Various open-source tools have been used for the underlying build-up of eSim. In this section we will give a brief idea about all the modules used in eSim. <!--l. 27--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">3.1.1 </span> <a - id="x1-90003.1.1"></a>EEschema</h4> + id="x1-70003.1.1"></a>EEschema</h4> <a - id="dx1-9001"></a> + id="dx1-7001"></a> <a - id="dx1-9002"></a> + id="dx1-7002"></a> <!--l. 28--><p class="noindent" >EEschema is an integrated software where all functions of circuit drawing, control, layout, library management and access to the PCB design software are carried out within itself. It is -the schematic editor tool used in KiCad <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. EEschema is intended to work with PCB layout -software such as Pcbnew. It provides netlist that describes the electrical connections of the -PCB. EEschema also integrates a component editor which allows the creation, editing and -visualisation of components. It also allows the user to effectively handle the symbol +the schematic editor tool used in KiCad <span class="cite"> [<a +href="#Xeeschema">11</a>]</span>. EEschema is intended to work with PCB +layout software such as Pcbnew. It provides netlist that describes the electrical connections of +the PCB. EEschema also integrates a component editor which allows the creation, editing and +visualization of components. It also allows the user to effectively handle the symbol libraries i.e; import, export, addition and deletion of library components. EEschema also integrates the following additional but essential functions needed for a modern schematic capture software: <a - id="x1-9003r1"></a>1. Design rules check <a - id="dx1-9004"></a>(<span + id="x1-7003r1"></a>1. Design rules check <a + id="dx1-7004"></a>(<span class="cmtt-10x-x-109">DRC</span>) for the automatic control of incorrect connections and inputs of components left unconnected. <a - id="x1-9005r2"></a>2. Generation of + id="x1-7005r2"></a>2. Generation of layout files in <span class="cmtt-10x-x-109">POSTSCRIPT</span> <a - id="dx1-9006"></a>or <span + id="dx1-7006"></a>or <span class="cmtt-10x-x-109">HPGL</span> <a - id="dx1-9007"></a>format. <a - id="x1-9008r3"></a>3. Generation of layout files printable via + id="dx1-7007"></a>format. <a + id="x1-7008r3"></a>3. Generation of layout files printable via printer. <a - id="x1-9009r4"></a>4. Bill of material generation. <a - id="x1-9010r5"></a>5. Netlist generation for PCB layout or for + id="x1-7009r4"></a>4. Bill of material generation. <a + id="x1-7010r5"></a>5. Netlist generation for PCB layout or for simulation. This module is indicated by the label 1 in Fig. <a -href="#x1-220011">3.1<!--tex4ht:ref: blockd --></a>. +href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. <!--l. 49--><p class="indent" > As Eeschema is originally intended for PCB Design, there are no fictitious components<span class="footnote-mark"><a -href="eSim2.html#fn1x3"><sup class="textsuperscript">1</sup></a></span><a - id="x1-9011f1"></a> +href="oscad2.html#fn1x3"><sup class="textsuperscript">1</sup></a></span><a + id="x1-7011f1"></a> such as voltage or current sources. Thus, we have added a new library for different types of voltage and current sources such as sine, pulse and square wave. We have also built a library which gives printing and plotting solutions. This extension, developed by us for eSim, is indicated by the label 2 in Fig. <a -href="#x1-220011">3.1<!--tex4ht:ref: blockd --></a>. +href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. <h4 class="subsectionHead"><span class="titlemark">3.1.2 </span> <a - id="x1-100003.1.2"></a>CvPcb</h4> + id="x1-80003.1.2"></a>CvPcb</h4> <a - id="dx1-10001"></a> + id="dx1-8001"></a> <!--l. 62--><p class="noindent" >CvPcb is a tool that allows the user to associate components in the schematic to component footprints when designing the printed circuit board. CvPcb is the footprint editor tool in -KiCad <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. Typically the netlist file generated by EEschema does not specify which printed +KiCad <span class="cite"> [<a +href="#Xeeschema">11</a>]</span>. Typically the netlist file generated by EEschema does not specify which printed circuit board footprint is associated with each component in the schematic. However, this is not always the case as component footprints can be associated during schematic capture by setting the component’s footprint field. CvPcb provides a convenient method of associating @@ -695,15 +522,15 @@ This is because CvPcb not only allows automatic association, but also allows to see the list of available footprints and displays them on the screen to ensure the correct footprint is being associated. This module is indicated by the label 3 in Fig. <a -href="#x1-220011">3.1<!--tex4ht:ref: blockd --></a>. +href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. <!--l. 84--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">3.1.3 </span> <a - id="x1-110003.1.3"></a>Pcbnew</h4> + id="x1-90003.1.3"></a>Pcbnew</h4> <a - id="dx1-11001"></a> + id="dx1-9001"></a> <!--l. 85--><p class="noindent" >Pcbnew is a powerful printed circuit board software tool. It is the layout editor tool -used in KiCad <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. It is used in association with the schematic capture software +used in KiCad <span class="cite"> [<a +href="#Xeeschema">11</a>]</span>. It is used in association with the schematic capture software EEschema, which provides the netlist. Netlist describes the electrical connections of the circuit. CvPcb is used to assign each component, in the netlist produced by EEschema, to a module that is used by Pcbnew. The features of Pcbnew are given @@ -712,7 +539,7 @@ below: <ul class="itemize1"> <li class="itemize">It manages libraries of modules. Each module is a drawing of the physical component including its footprint<a - id="dx1-11002"></a> - the layout of pads providing connections to the + id="dx1-9002"></a> - the layout of pads providing connections to the component. The required modules are automatically loaded during the reading of the netlist produced by CvPcb. </li> @@ -750,20 +577,20 @@ class="cmtt-10x-x-109">SPECCTRA </span>dsn format allows to use more advanced </li></ul> <!--l. 125--><p class="noindent" >This module is indicated by the label 4 in Fig. <a -href="#x1-220011">3.1<!--tex4ht:ref: blockd --></a>. +href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. <h4 class="subsectionHead"><span class="titlemark">3.1.4 </span> <a - id="x1-120003.1.4"></a>KiCad to Ngspice converter</h4> + id="x1-100003.1.4"></a>KiCad to Ngspice converter</h4> <!--l. 128--><p class="noindent" >It converts KiCad generated netlists to Ngspice compatible format. Also it facilitates adding model library of components and subcircuits. Following are the different functionality lies under conversion. <h5 class="subsubsectionHead"><a - id="x1-130003.1.4"></a>Analysis Inserter</h5> + id="x1-110003.1.4"></a>Analysis Inserter</h5> <!--l. 130--><p class="noindent" >This feature helps the user to perform different types of analysis such as Operating point analysis, <a - id="dx1-13001"></a>DC analysis, <a - id="dx1-13002"></a>AC analysis, <a - id="dx1-13003"></a>transient analysis, <a - id="dx1-13004"></a>etc. It has the facility + id="dx1-11001"></a>DC analysis, <a + id="dx1-11002"></a>AC analysis, <a + id="dx1-11003"></a>transient analysis, <a + id="dx1-11004"></a>etc. It has the facility to <ul class="itemize1"> <li class="itemize">Insert type of analysis such as AC or DC or Transient @@ -771,99 +598,99 @@ to <li class="itemize">Insert values for analysis</li></ul> <!--l. 139--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-140003.1.4"></a>Source Details</h5> + id="x1-120003.1.4"></a>Source Details</h5> <!--l. 140--><p class="noindent" >eSim sources are added from eSim-sources package. Sources auch as SINE, AC, DC, PULSE -are in this lobrary. Input to allthe sources adde in the circuit are given in source +are in this library. Input to all the sources added in the circuit are given in source details. <h5 class="subsubsectionHead"><a - id="x1-150003.1.4"></a>Ngspice Model</h5> + id="x1-130003.1.4"></a>Ngspice Model</h5> <!--l. 142--><p class="noindent" >eSim adds Ngspice model using this facility. <h5 class="subsubsectionHead"><a - id="x1-160003.1.4"></a>Device Modeling</h5> -<!--l. 144--><p class="noindent" >Devices like Diode, JFET, MOSFET, IGBT, MOS etc added in the circut can be modeled -using device model libraries. eSim also proveides editing and adding new model libraries. -While converting Kicad to Ngspice these library files added to the corresponding devices uesd -in the circuit. + id="x1-140003.1.4"></a>Device Modeling</h5> +<!--l. 144--><p class="noindent" >Devices like Diode, JFET, MOSFET, IGBT, MOS etc added in the circuit can be modeled +using device model libraries. eSim also provides editing and adding new model libraries. While +converting Kicad to Ngspice these library files added to the corresponding devices used in the +circuit. <h5 class="subsubsectionHead"><a - id="x1-170003.1.4"></a>Subcircuits</h5> + id="x1-150003.1.4"></a>Subcircuits</h5> <!--l. 146--><p class="noindent" >Subcircuits are the circuits within a circuits. Subcircuiting helps to reuse the part of the circuits. The sub circuit in the main circuits are added using this facility. Also, eSim provides -us with editing the already exixting subcircuits. Sub circuits are saved separately in different +us with editing the already existing subcircuits. Sub circuits are saved separately in different folders. <h4 class="subsectionHead"><span class="titlemark">3.1.5 </span> <a - id="x1-180003.1.5"></a>Model Builder</h4> + id="x1-160003.1.5"></a>Model Builder</h4> <a - id="dx1-18001"></a> + id="dx1-16001"></a> <!--l. 149--><p class="noindent" >This tool provides the facility to define a new model for devices such as, <a - id="x1-18002r1"></a>1. Diode <a - id="x1-18003r2"></a>2. Bipolar + id="x1-16002r1"></a>1. Diode <a + id="x1-16003r2"></a>2. Bipolar Junction Transistor (BJT) <a - id="x1-18004r3"></a>3. Metal Oxide Semiconductor Field Effect Transistor + id="x1-16004r3"></a>3. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) <a - id="x1-18005r4"></a>4. Junction Field Effect Transistor (JFET) <a - id="x1-18006r5"></a>5. IGBT and <a - id="x1-18007r6"></a>6. Magnetic + id="x1-16005r4"></a>4. Junction Field Effect Transistor (JFET) <a + id="x1-16006r5"></a>5. IGBT and <a + id="x1-16007r6"></a>6. Magnetic core. This module also helps edit existing models. It is developed by us for eSim and it is indicated by the label 5 in Fig. <a -href="#x1-220011">3.1<!--tex4ht:ref: blockd --></a>. +href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. <!--l. 163--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">3.1.6 </span> <a - id="x1-190003.1.6"></a>Subcircuit Builder</h4> + id="x1-170003.1.6"></a>Subcircuit Builder</h4> <a - id="dx1-19001"></a> + id="dx1-17001"></a> <!--l. 163--><p class="noindent" >This module allows the user to create a subcircuit for a component. Once the subcircuit for a component is created, the user can use it in other circuits. It has the facility to define new components such as, Op-amps and IC-555. This component also helps edit existing subcircuits. This module is developed by us for eSim and it is indicated by the label 6 in Fig. <a -href="#x1-220011">3.1<!--tex4ht:ref: blockd --></a>. +href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. <!--l. 171--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">3.1.7 </span> <a - id="x1-200003.1.7"></a>KiCad to Ngspice netlist converter</h4> + id="x1-180003.1.7"></a>KiCad to Ngspice netlist converter</h4> <a - id="dx1-20001"></a> + id="dx1-18001"></a> <a - id="dx1-20002"></a> + id="dx1-18002"></a> <a - id="dx1-20003"></a> + id="dx1-18003"></a> <!--l. 173--><p class="noindent" >It converts KiCad generated netlists to Ngspice (see Sec. <a -href="#x1-210003.1.8">3.1.8<!--tex4ht:ref: sec:ngspice --></a>) compatible format. It has the +href="#x1-190003.1.8">3.1.8<!--tex4ht:ref: sec:ngspice --></a>) compatible format. It has the capability to <a - id="x1-20004r1"></a>1. Insert parameters for fictitious components <a - id="x1-20005r2"></a>2. Convert IC into discrete + id="x1-18004r1"></a>1. Insert parameters for fictitious components <a + id="x1-18005r2"></a>2. Convert IC into discrete blocks <a - id="x1-20006r3"></a>3. Insert D-A and A-D converter at appropriate places <a - id="x1-20007r4"></a>4. Insert plotting + id="x1-18006r3"></a>3. Insert D-A and A-D converter at appropriate places <a + id="x1-18007r4"></a>4. Insert plotting and printing statements in netlist and <a - id="x1-20008r5"></a>5. Find current through all components. + id="x1-18008r5"></a>5. Find current through all components. <!--l. 184--><p class="indent" > This module is developed by us for eSim and it is indicated by the label 7 in Fig. <a -href="#x1-220011">3.1<!--tex4ht:ref: blockd --></a>. +href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. <!--l. 187--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">3.1.8 </span> <a - id="x1-210003.1.8"></a>Ngspice</h4> + id="x1-190003.1.8"></a>Ngspice</h4> <a - id="dx1-21001"></a> + id="dx1-19001"></a> <!--l. 188--><p class="noindent" >Ngspice is a general purpose circuit simulation program for nonlinear dc, nonlinear transient, -and linear ac analyses <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. Circuits may contain resistors, capacitors, inductors, mutual +and linear ac analyses <span class="cite"> [<a +href="#Xngspice-web">12</a>]</span>. Circuits may contain resistors, capacitors, inductors, mutual inductors, independent voltage and current sources, four types of dependent sources, lossless and lossy transmission lines (two separate implementations), switches, uniform distributed RC lines, and the five most common semiconductor devices: diodes, <a - id="dx1-21002"></a>BJTs, <a - id="dx1-21003"></a>JFETs, MESFETs, and MOSFET. <a - id="dx1-21004"></a>This module is indicated by the label 9 in + id="dx1-19002"></a>BJTs, <a + id="dx1-19003"></a>JFETs, MESFETs, and MOSFET. <a + id="dx1-19004"></a>This module is indicated by the label 9 in Fig. <a -href="#x1-220011">3.1<!--tex4ht:ref: blockd --></a>. +href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a>. <!--l. 199--><p class="noindent" > <h3 class="sectionHead"><span class="titlemark">3.2 </span> <a - id="x1-220003.2"></a>Work flow of eSim</h3> + id="x1-200003.2"></a>Work flow of eSim</h3> <!--l. 200--><p class="noindent" >Fig. <a -href="#x1-220011">3.1<!--tex4ht:ref: blockd --></a> shows the work flow in eSim. The block diagram consists of mainly three +href="#x1-200011">3.1<!--tex4ht:ref: blockd --></a> shows the work flow in eSim. The block diagram consists of mainly three parts: <ul class="itemize1"> <li class="itemize">Schematic Editor @@ -875,7 +702,7 @@ parts: > <a - id="x1-220011"></a> + id="x1-200011"></a> <!--l. 211--><p class="noindent" ><img @@ -884,7 +711,7 @@ src="figures/blockdiagram.png" alt="PIC" <br /> <div class="caption" ><span class="id">Figure 3.1: </span><span class="content">Work flow in eSim. Boxes with dotted lines denote the modules developed -in this work.</span></div><!--tex4ht:label?: x1-220011 --> +in this work.</span></div><!--tex4ht:label?: x1-200011 --> <!--l. 216--><p class="indent" > </div><hr class="endfigure"> <!--l. 218--><p class="indent" > Here we explain the role of each block in designing electronic systems. Circuit design is the @@ -892,7 +719,7 @@ first step in the design of an electronic circuit. Generally a circuit diagram i paper, and then entered into a computer using a schematic editor. EEschema is the schematic editor for eSim. Thus all the functionalities of EEschema are naturally available in eSim. <a - id="dx1-22002"></a> + id="dx1-20002"></a> <!--l. 225--><p class="indent" > Libraries for components, explicitly or implicitly supported by Ngspice, have been created using the features of EEschema. As EEschema is originally intended for PCB design, there are no fictitious components such as voltage or current sources. Thus, a new library for different @@ -917,8 +744,8 @@ format. The type of simulation to be performed and the corresponding options are provided through a graphical user interface (GUI). This is called Analysis Inserter in eSim. <!--l. 260--><p class="indent" > eSim uses Ngspice for analog, digital, mixed-level/mixed-signal circuit simulation. Ngspice -is based on three open source software packages<span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>: +is based on three open source software packages<span class="cite"> [<a +href="#Xspice">14</a>]</span>: <ul class="itemize1"> <li class="itemize">Spice3f5 (analog circuit simulator) </li> @@ -927,35 +754,35 @@ class="cmbx-10x-x-109">?</span>]</span>: <li class="itemize">Xspice (code modeling support and simulation of digital components through an event driven algorithm)</li></ul> <!--l. 268--><p class="noindent" >It is a part of gEDA <a - id="dx1-22003"></a>project. Ngspice is capable of simulating devices with BSIM, <a - id="dx1-22004"></a>EKV, HICUM, <a - id="dx1-22005"></a><a - id="dx1-22006"></a> + id="dx1-20003"></a>project. Ngspice is capable of simulating devices with BSIM, <a + id="dx1-20004"></a>EKV, HICUM, <a + id="dx1-20005"></a><a + id="dx1-20006"></a> HiSim, <a - id="dx1-22007"></a>PSP, <a - id="dx1-22008"></a>and PTM <a - id="dx1-22009"></a>models. It is widely used due to its accuracy even for the latest + id="dx1-20007"></a>PSP, <a + id="dx1-20008"></a>and PTM <a + id="dx1-20009"></a>models. It is widely used due to its accuracy even for the latest technology devices. <h2 class="chapterHead"><span class="titlemark">Chapter 4</span><br /><a - id="x1-230004"></a>Getting Started</h2> + id="x1-210004"></a>Getting Started</h2> <!--l. 5--><p class="noindent" >In this chapter we will get started with eSim. We will run through the various options available with an example circuit. Referring to this chapter will make one familiar with eSim and will help plan the project before actually designing a circuit. Lets get started. <h3 class="sectionHead"><span class="titlemark">4.1 </span> <a - id="x1-240004.1"></a>eSim Main Window</h3> + id="x1-220004.1"></a>eSim Main Window</h3> <!--l. 12--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">4.1.1 </span> <a - id="x1-250004.1.1"></a>Workspace</h4> -<!--l. 13--><p class="noindent" >After installtion is completed, when the eSim is run the first window that appears is + id="x1-230004.1.1"></a>Workspace</h4> +<!--l. 13--><p class="noindent" >After installation is completed, when the eSim is run the first window that appears is workspace dialog as shown in Fig. <a -href="#x1-250011">4.1<!--tex4ht:ref: workspace --></a>. <hr class="figure"><div class="figure" +href="#x1-230011">4.1<!--tex4ht:ref: workspace --></a>. <hr class="figure"><div class="figure" > <a - id="x1-250011"></a> + id="x1-230011"></a> <!--l. 16--><p class="noindent" ><img @@ -963,22 +790,22 @@ src="figures/workspace.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.1: </span><span -class="content">eSim-Workspace</span></div><!--tex4ht:label?: x1-250011 --> +class="content">eSim-Workspace</span></div><!--tex4ht:label?: x1-230011 --> <!--l. 19--><p class="indent" > </div><hr class="endfigure"> -<!--l. 21--><p class="indent" > The defalut eSim-Workspace can be chosen if the <span +<!--l. 21--><p class="indent" > The default eSim-Workspace can be chosen if the <span class="cmti-10x-x-109">ok </span>or <span class="cmti-10x-x-109">cancel </span>button is clicked. Else to create new workspace <span class="cmti-10x-x-109">browse </span>button is used. <h4 class="subsectionHead"><span class="titlemark">4.1.2 </span> <a - id="x1-260004.1.2"></a>Main-GUI</h4> + id="x1-240004.1.2"></a>Main-GUI</h4> <!--l. 24--><p class="noindent" >The main GUI window of eSim is as shown in Fig. <a -href="#x1-260012">4.2<!--tex4ht:ref: maingui --></a> <hr class="figure"><div class="figure" +href="#x1-240012">4.2<!--tex4ht:ref: maingui --></a> <hr class="figure"><div class="figure" > <a - id="x1-260012"></a> + id="x1-240012"></a> <!--l. 27--><p class="noindent" ><img @@ -986,7 +813,7 @@ src="figures/maingui.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.2: </span><span -class="content">eSim Main GUI</span></div><!--tex4ht:label?: x1-260012 --> +class="content">eSim Main GUI</span></div><!--tex4ht:label?: x1-240012 --> <!--l. 30--><p class="indent" > </div><hr class="endfigure"> <!--l. 31--><p class="indent" > The eSim main GUI window consists the following symbols. @@ -1006,56 +833,56 @@ class="enumerate">Dockarea 5. </dt><dd class="enumerate">Console area</dd></dl> <h5 class="subsubsectionHead"><a - id="x1-270004.1.2"></a>Toolbar</h5> + id="x1-250004.1.2"></a>Toolbar</h5> <ul class="itemize1"> <li class="itemize">Open Schematic The first tool on the toolbar i.e. <span class="cmti-10x-x-109">Schematic Editor</span><a - id="dx1-27001"></a>. Doing so + id="dx1-25001"></a>. Doing so will open EEschema, the schematic editor used in eSim. If a new project is being created, one will get the schematic editor window with an info dialog box. This is illustrated in Fig. <a -href="#x1-270023">4.3<!--tex4ht:ref: warning --></a>. This warning can be safely ignored by clicking on <span +href="#x1-250023">4.3<!--tex4ht:ref: warning --></a>. This warning can be safely ignored by clicking on <span class="cmtt-10x-x-109">OK</span>. <!--l. 50--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-270023"></a> <img + id="x1-250023"></a> <img src="figures/warning.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.3: </span><span -class="content">Schematic Editor Window</span></div><!--tex4ht:label?: x1-270023 --> +class="content">Schematic Editor Window</span></div><!--tex4ht:label?: x1-250023 --> <!--l. 55--><p class="noindent" ></div><hr class="endfigure"> <!--l. 57--><p class="noindent" >However, if an already existing project is opened, one would get the schematic editor window along with a Load error<a - id="dx1-27003"></a>. This is illustrated in Fig. <a -href="#x1-270044">4.4<!--tex4ht:ref: schematic-error --></a>. This + id="dx1-25003"></a>. This is illustrated in Fig. <a +href="#x1-250044">4.4<!--tex4ht:ref: schematic-error --></a>. This error occurs because the schematic that is opened has not been loaded with the libraries mentioned in the Load Error message. Close the Load Error message by clicking on the <span class="cmtt-10x-x-109">Close </span>button. The RC circuit diagram opens up as shown in Fig. <a -href="#x1-270055">4.5<!--tex4ht:ref: eeschema --></a>. Now the circuit schematic can be created/edited. To +href="#x1-250055">4.5<!--tex4ht:ref: eeschema --></a>. Now the circuit schematic can be created/edited. To know how to use the schematic editor to create circuit schematics, refer to Chapter <a -href="#x1-320005">5<!--tex4ht:ref: chap5 --></a>. +href="#x1-300005">5<!--tex4ht:ref: chap5 --></a>. <!--l. 68--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-270044"></a> <img + id="x1-250044"></a> <img src="figures/schematic-error.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.4: </span><span -class="content">Schematic Editor Window of an existing Project</span></div><!--tex4ht:label?: x1-270044 --> +class="content">Schematic Editor Window of an existing Project</span></div><!--tex4ht:label?: x1-250044 --> <!--l. 73--><p class="noindent" ></div><hr class="endfigure"> <!--l. 76--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-270055"></a> <img + id="x1-250055"></a> <img src="figures/eeschema.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.5: </span><span -class="content">Schematic Editor Window of an existing Project</span></div><!--tex4ht:label?: x1-270055 --> +class="content">Schematic Editor Window of an existing Project</span></div><!--tex4ht:label?: x1-250055 --> <!--l. 81--><p class="noindent" ></div><hr class="endfigure"> </li> <li class="itemize">Convert Kicad to Ngspice: The second tool on the toolbar is the <span @@ -1080,26 +907,26 @@ class="cmtt-10x-x-109">.cir.ckt </span>files in the same project class="cmti-10x-x-109">Kicad to Ngspice</span>. This file is stimulated using Ngspice tool. Clicking on this tool <span class="cmti-10x-x-109">Simulation</span>, Ngspice and - Pthon plotting window will open, as shown in Fig. <a -href="#x1-270066">4.6<!--tex4ht:ref: simulation-op --></a>. It shows the output - waweform of project. <hr class="figure"><div class="figure" + Python plotting window will open, as shown in Fig. <a +href="#x1-250066">4.6<!--tex4ht:ref: simulation-op --></a>. It shows the output + waveform of project. <hr class="figure"><div class="figure" ><a - id="x1-270066"></a> <img + id="x1-250066"></a> <img src="figures/simulation-op.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.6: </span><span -class="content">Simulation Output in Python Plotting Window</span></div><!--tex4ht:label?: x1-270066 --> +class="content">Simulation Output in Python Plotting Window</span></div><!--tex4ht:label?: x1-250066 --> <!--l. 96--><p class="noindent" ></div><hr class="endfigure"> </li> <li class="itemize">Foot Print Editor: Clicking on the <span class="cmti-10x-x-109">Footprint Editor </span>tool will open the <span class="cmtt-10x-x-109">CvPcb</span> <a - id="dx1-27007"></a>window. + id="dx1-25007"></a>window. This window will ideally open the .net file for the current project. So, before using this tool, one should have the netlist for PCB design (a .net file). To know more about how to generate netlist for PCB, refer to Sec. <a -href="#x1-620007.1.1">7.1.1<!--tex4ht:ref: netc --></a>. +href="#x1-600007.1.1">7.1.1<!--tex4ht:ref: netc --></a>. <!--l. 106--><p class="noindent" >Open the project <span class="cmtt-10x-x-109">RC</span><span class="cmtt-10x-x-109">_pcb </span>available in the <span @@ -1107,38 +934,38 @@ class="cmtt-10x-x-109">Examples </span>folder downloaded from the eSim website. On clicking the <span class="cmti-10x-x-109">Footprint Editor </span>tool, we see the corresponding RC_pcb.net file for RC circuit. This window is shown in Fig. <a -href="#x1-270107">4.7<!--tex4ht:ref: CvPcb-window --></a>. The main purpose of this window is to +href="#x1-250107">4.7<!--tex4ht:ref: CvPcb-window --></a>. The main purpose of this window is to let one choose the footprints for the various components in the circuit. Let us view the footprint <span class="cmtt-10x-x-109">C1 </span>for capacitor C1. Click on <span class="cmtt-10x-x-109">C1 </span>from the right hand side of CvPcb window. Click on <span class="cmti-10x-x-109">View Selected Footprint </span>tool from the tool bar of CvPcb<a - id="dx1-27008"></a> + id="dx1-25008"></a> window. This will show the footprint corresponding to C1. This is illustrated in Fig. <a -href="#x1-270118">4.8<!--tex4ht:ref: footprint-c1 --></a>. To know more about how to assign footprints<a - id="dx1-27009"></a> to components, see +href="#x1-250118">4.8<!--tex4ht:ref: footprint-c1 --></a>. To know more about how to assign footprints<a + id="dx1-25009"></a> to components, see Chapter <a -href="#x1-600007">7<!--tex4ht:ref: chap7 --></a>. +href="#x1-580007">7<!--tex4ht:ref: chap7 --></a>. <!--l. 119--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-270107"></a> <img + id="x1-250107"></a> <img src="figures/CvPCB-window.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.7: </span><span -class="content">CvPCB Window</span></div><!--tex4ht:label?: x1-270107 --> +class="content">CvPCB Window</span></div><!--tex4ht:label?: x1-250107 --> <!--l. 124--><p class="noindent" ></div><hr class="endfigure"> <!--l. 126--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-270118"></a> <img + id="x1-250118"></a> <img src="figures/footprint-c1.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.8: </span><span -class="content">Footprint for C1</span></div><!--tex4ht:label?: x1-270118 --> +class="content">Footprint for C1</span></div><!--tex4ht:label?: x1-250118 --> <!--l. 131--><p class="noindent" ></div><hr class="endfigure"> </li> <li class="itemize">PCB Layout: Open the RC_pcb project available in <span @@ -1146,62 +973,62 @@ class="cmtt-10x-x-109">Examples</span>. Clicking on the <span class="cmti-10x-x-109">Layout Editor </span>tool will open <span class="cmtt-10x-x-109">Pcbnew</span><a - id="dx1-27012"></a>, the layout editor used in eSim. This + id="dx1-25012"></a>, the layout editor used in eSim. This shows the PCB design for RC circuit. In this window, one will create the PCB. It involves laying tracks and vias, performing optimum routing of tracks, creating one or more copper layers for PCB, etc. The PCB design for RC circuit is shown in Fig. <a -href="#x1-270139">4.9<!--tex4ht:ref: pcb-RC --></a>. This is how the PCB will look like when one +href="#x1-250139">4.9<!--tex4ht:ref: pcb-RC --></a>. This is how the PCB will look like when one actually prints it on a copper-clad board. It will be saved as a <span class="cmtt-10x-x-109">.brd </span>file in the same directory. Chapter <a -href="#x1-600007">7<!--tex4ht:ref: chap7 --></a> explains how to use the <span +href="#x1-580007">7<!--tex4ht:ref: chap7 --></a> explains how to use the <span class="cmti-10x-x-109">Layout Editor </span>to design a PCB. <!--l. 145--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-270139"></a><img + id="x1-250139"></a><img src="figures/pcb-rc.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.9: </span><span -class="content">PCB design for RC circuit</span></div><!--tex4ht:label?: x1-270139 --> +class="content">PCB design for RC circuit</span></div><!--tex4ht:label?: x1-250139 --> <!--l. 150--><p class="noindent" ></div><hr class="endfigure"> </li> <li class="itemize">Model Editor: eSim also gives an option to re-configure the model of a component. It facilitates the user to change models of components such as diode, transistor, MOSFET, etc. When one clicks on the <span class="cmti-10x-x-109">Model Builder </span>tool, the window as shown in Fig. <a -href="#x1-2701410">4.10<!--tex4ht:ref: model-builder-blank --></a> will +href="#x1-2501410">4.10<!--tex4ht:ref: model-builder-blank --></a> will appear. <!--l. 160--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-2701410"></a> <img + id="x1-2501410"></a> <img src="figures/modeleditor.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.10: </span><span -class="content">Footprint for C1</span></div><!--tex4ht:label?: x1-2701410 --> +class="content">Footprint for C1</span></div><!--tex4ht:label?: x1-2501410 --> <!--l. 165--><p class="noindent" ></div><hr class="endfigure"> <!--l. 166--><p class="noindent" >To create a new model library <span class="cmtt-10x-x-109">New </span>button is clicked which then opens the template library folder. We can choose from the template library that can be edited, to create the new library and the click on <span class="cmtt-10x-x-109">Save </span>to save the edited model library. Also the existing - library can be edited usind <span + library can be edited using <span class="cmtt-10x-x-109">Edit </span>option. The user can also use their own library by uploading it using <span class="cmtt-10x-x-109">Upload </span>button. <!--l. 169--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-2701511"></a> <img + id="x1-2501511"></a> <img src="figures/model.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.11: </span><span -class="content">Model Editor with Diode Model</span></div><!--tex4ht:label?: x1-2701511 --> +class="content">Model Editor with Diode Model</span></div><!--tex4ht:label?: x1-2501511 --> <a - id="dx1-27016"></a> + id="dx1-25016"></a> <!--l. 175--><p class="noindent" ></div><hr class="endfigure"> </li> <li class="itemize">Subcircuit: eSim has an option to build subcircuits. The subcircuits can again have @@ -1213,25 +1040,25 @@ class="content">Model Editor with Diode Model</span></div><!--tex4ht:label?: x1- class="cmti-10x-x-109">Subcircuit Builder</span> tool will allow one to edit or create a subcircuit. To know how to make a subcircuit, refer to Chapter <a -href="#x1-600007">7<!--tex4ht:ref: chap7 --></a>. Fig. <a -href="#x1-2701812">4.12<!--tex4ht:ref: lm555n-subcircuit --></a> shows the subcircuit of 555 timer IC. +href="#x1-580007">7<!--tex4ht:ref: chap7 --></a>. Fig. <a +href="#x1-2501812">4.12<!--tex4ht:ref: lm555n-subcircuit --></a> shows the subcircuit of 555 timer IC. <a - id="dx1-27017"></a> + id="dx1-25017"></a> <!--l. 189--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-2701812"></a> <img + id="x1-2501812"></a> <img src="figures/subcircuit.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 4.12: </span><span -class="content">Subcircuit o1f 555 timer IC</span></div><!--tex4ht:label?: x1-2701812 --> +class="content">Subcircuit o1f 555 timer IC</span></div><!--tex4ht:label?: x1-2501812 --> <a - id="dx1-27019"></a> + id="dx1-25019"></a> <!--l. 195--><p class="noindent" ></div><hr class="endfigure"> </li></ul> <!--l. 198--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-280004.1.2"></a>Menubar</h5> + id="x1-260004.1.2"></a>Menubar</h5> <ul class="itemize1"> <li class="itemize">New Project: New projects are created in the workspace. When selected this menu, a new window opens up with <span @@ -1247,7 +1074,7 @@ class="cmtt-10x-x-109">Enter Project name </span>field. Type the name of the <li class="itemize">Help:</li></ul> <!--l. 213--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-290004.1.2"></a>Project Explorer</h5> + id="x1-270004.1.2"></a>Project Explorer</h5> <!--l. 214--><p class="noindent" >Project explorer has tree of all the project previously added in it. On right clicking the project we can simply remove or refresh the project in the explorer. Also on right clicking the project file can be opened in the text editor which can then be @@ -1255,37 +1082,37 @@ edited. <!--l. 217--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-300004.1.2"></a>Dockarea</h5> + id="x1-280004.1.2"></a>Dockarea</h5> <!--l. 219--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-310004.1.2"></a>Console Area</h5> + id="x1-290004.1.2"></a>Console Area</h5> <!--l. 220--><p class="noindent" >Console area provides with the errors and active commands running. <!--l. 8--><p class="indent" > <h2 class="chapterHead"><span class="titlemark">Chapter 5</span><br /><a - id="x1-320005"></a>Schematic Creation</h2> The first step in the design of an electronic system is the + id="x1-300005"></a>Schematic Creation</h2> The first step in the design of an electronic system is the design of its circuit. This circuit is usually created using a <span class="cmtt-10x-x-109">Schematic Editor</span><a - id="dx1-32001"></a> and is called a + id="dx1-30001"></a> and is called a <span class="cmtt-10x-x-109">Schematic</span>. <a - id="dx1-32002"></a>Oscad uses <span + id="dx1-30002"></a>eSim uses <span class="cmtt-10x-x-109">EEschema</span> <a - id="dx1-32003"></a>as its schematic editor. EEschema is the schematic editor of + id="dx1-30003"></a>as its schematic editor. EEschema is the schematic editor of KiCad. <a - id="dx1-32004"></a>It is a powerful schematic editor software. It allows the creation and modification of + id="dx1-30004"></a>It is a powerful schematic editor software. It allows the creation and modification of components and symbol libraries and supports multiple hierarchical layers of printed circuit design. <h3 class="sectionHead"><span class="titlemark">5.1 </span> <a - id="x1-330005.1"></a>Familiarising the Schematic Editor interface</h3> + id="x1-310005.1"></a>Familiarizing the Schematic Editor interface</h3> <!--l. 22--><p class="noindent" >Fig. <a -href="#x1-330011">5.1<!--tex4ht:ref: eesch1 --></a> shows the schematic editor and the various menu and toolbars. We will explain them +href="#x1-310011">5.1<!--tex4ht:ref: eesch1 --></a> shows the schematic editor and the various menu and toolbars. We will explain them briefly in this section. <hr class="figure"><div class="figure" > <a - id="x1-330011"></a> + id="x1-310011"></a> <div class="center" > @@ -1296,12 +1123,12 @@ src="figures/eeschema1_corctd.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.1: </span><span -class="content">Schematic editor with the menu bar and toolbars marked</span></div><!--tex4ht:label?: x1-330011 --> +class="content">Schematic editor with the menu bar and toolbars marked</span></div><!--tex4ht:label?: x1-310011 --> </div> <!--l. 30--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">5.1.1 </span> <a - id="x1-340005.1.1"></a>Top menu bar</h4> + id="x1-320005.1.1"></a>Top menu bar</h4> <!--l. 35--><p class="noindent" >The top menu bar will be available at the top left corner. Some of the important menu options in the top menu bar are: <dl class="compactenum"><dt class="compactenum"> @@ -1328,7 +1155,7 @@ class="compactenum">Save Current sheet as - Save current sheet with a new name. </dd><dt class="compactenum"> (g) </dt><dd class="compactenum">Print - Access to print menu (See Fig. <a -href="#x1-340112">5.2<!--tex4ht:ref: print --></a>). +href="#x1-320112">5.2<!--tex4ht:ref: print --></a>). </dd><dt class="compactenum"> (h) </dt><dd class="compactenum">Plot - Plot the schematic in Postscript, HPGL, SVF or DXF format @@ -1337,7 +1164,7 @@ class="compactenum">Plot - Plot the schematic in Postscript, HPGL, SVF or DXF fo class="compactenum">Quit - Quit the schematic editor.</dd></dl> <!--l. 53--><p class="noindent" ><hr class="figure"><div class="figure" ><a - id="x1-340112"></a> + id="x1-320112"></a> <div class="center" > <!--l. 54--><p class="noindent" > @@ -1347,14 +1174,14 @@ src="figures/print.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.2: </span><span -class="content">Print options</span></div><!--tex4ht:label?: x1-340112 --> +class="content">Print options</span></div><!--tex4ht:label?: x1-320112 --> </div> <!--l. 59--><p class="noindent" ></div><hr class="endfigure"> </dd><dt class="compactenum"> 2. </dt><dd class="compactenum">Place - The place menu has shortcuts for placing various items like components, wire and junction, on to the schematic editor window. See Sec. <a -href="#x1-380005.1.5">5.1.5<!--tex4ht:ref: short --></a> to know more about +href="#x1-360005.1.5">5.1.5<!--tex4ht:ref: short --></a> to know more about various shortcut keys (hotkeys). </dd><dt class="compactenum"> 3. </dt><dd @@ -1375,7 +1202,7 @@ class="compactenum">Language - Shows the current list of translations. Use defau </dd><dt class="compactenum"> (e) </dt><dd class="compactenum">Hotkeys - Access to the hot keys menu. See Sec. <a -href="#x1-380005.1.5">5.1.5<!--tex4ht:ref: short --></a> about hotkeys. +href="#x1-360005.1.5">5.1.5<!--tex4ht:ref: short --></a> about hotkeys. </dd><dt class="compactenum"> (f) </dt><dd class="compactenum">Read preferences - Read configuration file. @@ -1385,18 +1212,18 @@ class="compactenum">Save preferences - Save configuration file.</dd></dl> </dd></dl> <!--l. 79--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">5.1.2 </span> <a - id="x1-350005.1.2"></a>Top toolbar</h4> + id="x1-330005.1.2"></a>Top toolbar</h4> <a - id="dx1-35001"></a> + id="dx1-33001"></a> <a - id="dx1-35002"></a> + id="dx1-33002"></a> <!--l. 80--><p class="noindent" >Some of the important tools in the top toolbar are discussed below. They are marked in Fig. <a -href="#x1-350033">5.3<!--tex4ht:ref: eeschem2 --></a>. <hr class="figure"><div class="figure" +href="#x1-330033">5.3<!--tex4ht:ref: eeschem2 --></a>. <hr class="figure"><div class="figure" > <a - id="x1-350033"></a> + id="x1-330033"></a> <!--l. 84--><p class="noindent" ><img @@ -1404,7 +1231,7 @@ src="figures/eeschema2_mod.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.3: </span><span -class="content">Toolbar on top with important tools marked</span></div><!--tex4ht:label?: x1-350033 --> +class="content">Toolbar on top with important tools marked</span></div><!--tex4ht:label?: x1-330033 --> <!--l. 87--><p class="indent" > </div><hr class="endfigure"> <dl class="compactenum"><dt class="compactenum"> @@ -1436,18 +1263,18 @@ class="compactenum">Check ERC - Do Electric Rules Check for the schematic 9. </dt><dd class="compactenum">Create BOM - Create a Bill of Materials of the schematic</dd></dl> <h4 class="subsectionHead"><span class="titlemark">5.1.3 </span> <a - id="x1-360005.1.3"></a>Toolbar on the right</h4> + id="x1-340005.1.3"></a>Toolbar on the right</h4> <a - id="dx1-36001"></a> + id="dx1-34001"></a> <a - id="dx1-36002"></a> + id="dx1-34002"></a> <!--l. 104--><p class="noindent" >The toolbar on the right side of the schematic editor window has many important tools. Some of them are marked in Fig. <a -href="#x1-360034">5.4<!--tex4ht:ref: eeschem3 --></a>. <hr class="figure"><div class="figure" +href="#x1-340034">5.4<!--tex4ht:ref: eeschem3 --></a>. <hr class="figure"><div class="figure" > <a - id="x1-360034"></a> + id="x1-340034"></a> <!--l. 108--><p class="noindent" ><img @@ -1455,14 +1282,14 @@ src="figures/eeschema3_mod.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.4: </span><span -class="content">Toolbar on right with important tools marked</span></div><!--tex4ht:label?: x1-360034 --> +class="content">Toolbar on right with important tools marked</span></div><!--tex4ht:label?: x1-340034 --> <!--l. 111--><p class="indent" > </div><hr class="endfigure"> <!--l. 112--><p class="indent" > Let us now look at each of these tools and their uses. <dl class="compactenum"><dt class="compactenum"> 1. </dt><dd class="compactenum">Place a component - Load a component to the schematic. See Sec. <a -href="#x1-400005.2.1">5.2.1<!--tex4ht:ref: selplace --></a> for more +href="#x1-380005.2.1">5.2.1<!--tex4ht:ref: selplace --></a> for more details. </dd><dt class="compactenum"> 2. </dt><dd @@ -1491,18 +1318,18 @@ class="compactenum">Create a hierarchical sheet - Create a sub-sheet wit 9. </dt><dd class="compactenum">Place a text or comment - Place a text or comment in the schematic</dd></dl> <h4 class="subsectionHead"><span class="titlemark">5.1.4 </span> <a - id="x1-370005.1.4"></a>Toolbar on the left</h4> + id="x1-350005.1.4"></a>Toolbar on the left</h4> <a - id="dx1-37001"></a> + id="dx1-35001"></a> <a - id="dx1-37002"></a> + id="dx1-35002"></a> <!--l. 126--><p class="noindent" >Some of the important tools in the toolbar on the left are discussed below. They are marked in Fig. <a -href="#x1-370035">5.5<!--tex4ht:ref: eeschem4 --></a>. <hr class="figure"><div class="figure" +href="#x1-350035">5.5<!--tex4ht:ref: eeschem4 --></a>. <hr class="figure"><div class="figure" > <a - id="x1-370035"></a> + id="x1-350035"></a> <!--l. 130--><p class="noindent" ><img @@ -1510,7 +1337,7 @@ src="figures/eeschema4_mod.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.5: </span><span -class="content">Toolbar on left with important tools marked</span></div><!--tex4ht:label?: x1-370035 --> +class="content">Toolbar on left with important tools marked</span></div><!--tex4ht:label?: x1-350035 --> <!--l. 133--><p class="indent" > </div><hr class="endfigure"> <dl class="compactenum"><dt class="compactenum"> @@ -1522,16 +1349,14 @@ class="compactenum">Show/Hide grid - Show or Hide the grid in the schematic edit class="compactenum">Show hidden pins - Show hidden pins of certain components, for example, power pins of certain ICs.</dd></dl> <h4 class="subsectionHead"><span class="titlemark">5.1.5 </span> <a - id="x1-380005.1.5"></a>Hotkeys</h4> -<a - id="dx1-38001"></a> -<!--l. 142--><p class="noindent" >A set of keyboard keys are associated with various operations in the schematic editor. These -keys save time and make it easy to switch from one operation to another. The list of hotkeys -can be viewed by going to Preferences in the top menu bar. Choose <span -class="cmti-10x-x-109">Hotkeys </span>and -select <span -class="cmti-10x-x-109">List current keys</span>. The hotkeys can also be edited by selecting the option -<span + id="x1-360005.1.5"></a>Hotkeys</h4> +<!--l. 140--><p class="noindent" >!Schematic Editor A set of keyboard keys are associated with various operations in the +schematic editor. These keys save time and make it easy to switch from one operation to +another. The list of hotkeys can be viewed by going to Preferences in the top menu bar. +Choose <span +class="cmti-10x-x-109">Hotkeys </span>and select <span +class="cmti-10x-x-109">List current keys</span>. The hotkeys can also be edited by selecting the +option <span class="cmti-10x-x-109">Edit Hotkeys</span>. Some frequently used hotkeys, along with their functions, are given below: <ul> @@ -1558,8 +1383,8 @@ below: <li class="compactitem">Y - Mirror component about Y axis </li> <li class="compactitem">E - Edit schematic component - </li> + <li class="compactitem">W - Place wire </li> <li class="compactitem">T - Add text @@ -1569,25 +1394,25 @@ below: class="cmti-10x-x-109">Note: Both lower and upper-case keys will work as hotkeys</span>. <!--l. 168--><p class="noindent" > <h3 class="sectionHead"><span class="titlemark">5.2 </span> <a - id="x1-390005.2"></a>Schematic creation for simulation</h3> + id="x1-370005.2"></a>Schematic creation for simulation</h3> <a - id="dx1-39001"></a> + id="dx1-37001"></a> <!--l. 170--><p class="noindent" >There are certain differences between the schematic created for simulation and that created for PCB design. We need certain components like plots and current sources. for simulation whereas these are not needed for PCB design. For PCB design, we would require connectors (e.g. DB15 and 2 pin connector) for taking signals in and out of the PCB whereas these have no meaning in simulation. This section covers schematic creation for simulation. Refer to Chapter <a -href="#x1-600007">7<!--tex4ht:ref: chap7 --></a> to know how to create schematic for PCB +href="#x1-580007">7<!--tex4ht:ref: chap7 --></a> to know how to create schematic for PCB design. <!--l. 177--><p class="indent" > The first step in the creation of circuit schematic is the selection and placement of required components. Let us see this using an example. Let us create the circuit schematic of an RC filter given in Fig. <a -href="#x1-390026">5.6<!--tex4ht:ref: schemRC --></a> and do a transient simulation. <hr class="figure"><div class="figure" +href="#x1-370026">5.6<!--tex4ht:ref: schemRC --></a> and do a transient simulation. <hr class="figure"><div class="figure" > <a - id="x1-390026"></a> + id="x1-370026"></a> <!--l. 183--><p class="noindent" ><img @@ -1595,13 +1420,13 @@ src="figures/componentlibrary.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.6: </span><span -class="content">RC circuit</span></div><!--tex4ht:label?: x1-390026 --> +class="content">RC circuit</span></div><!--tex4ht:label?: x1-370026 --> <!--l. 186--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">5.2.1 </span> <a - id="x1-400005.2.1"></a>Selection and placement of components</h4> + id="x1-380005.2.1"></a>Selection and placement of components</h4> <a - id="dx1-40001"></a> + id="dx1-38001"></a> <!--l. 191--><p class="noindent" >We would need a resistor, a capacitor, a voltage source, ground terminal and some plot components. To place a resistor on the schematic editor window, select the <span @@ -1612,14 +1437,14 @@ class="cmtt-10x-x-109">R </span>in the field <span class="cmti-10x-x-109">Name </span>of the <span class="cmtt-10x-x-109">component selection </span>window as shown in Fig. <a -href="#x1-400027">5.7<!--tex4ht:ref: res --></a>. Click on OK. A resistor +href="#x1-380027">5.7<!--tex4ht:ref: res --></a>. Click on OK. A resistor will be tied to the cursor. Place the resistor on the schematic editor by a single click. <!--l. 200--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-400027"></a> + id="x1-380027"></a> <!--l. 202--><p class="noindent" ><img @@ -1627,7 +1452,7 @@ src="figures/sine.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.7: </span><span -class="content">Placing a resistor using the Place a Component tool</span></div><!--tex4ht:label?: x1-400027 --> +class="content">Placing a resistor using the Place a Component tool</span></div><!--tex4ht:label?: x1-380027 --> <!--l. 205--><p class="indent" > </div><hr class="endfigure"> <!--l. 206--><p class="indent" > To place the next component, i.e., capacitor, click again on the schematic editor. Type <span @@ -1652,11 +1477,11 @@ tool. Click <span class="cmti-10x-x-109">List all </span>and choose <span class="cmtt-10x-x-109">gnd</span>. Once all the components are placed, the schematic editor would look like the Fig. <a -href="#x1-400038">5.8<!--tex4ht:ref: afterplace --></a>. <hr class="figure"><div class="figure" +href="#x1-380038">5.8<!--tex4ht:ref: afterplace --></a>. <hr class="figure"><div class="figure" > <a - id="x1-400038"></a> + id="x1-380038"></a> <!--l. 225--><p class="noindent" ><img @@ -1664,11 +1489,11 @@ src="figures/afterplace.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.8: </span><span -class="content">All RC circuit components placed</span></div><!--tex4ht:label?: x1-400038 --> +class="content">All RC circuit components placed</span></div><!--tex4ht:label?: x1-380038 --> <!--l. 228--><p class="indent" > </div><hr class="endfigure"> <!--l. 229--><p class="indent" > Let us rotate the resistor to complete the circuit as shown in Fig. <a -href="#x1-390026">5.6<!--tex4ht:ref: schemRC --></a>. To rotate the +href="#x1-370026">5.6<!--tex4ht:ref: schemRC --></a>. To rotate the resistor, place the cursor on the resistor and press the key <span class="cmtt-10x-x-109">R</span>. Note that if the cursor is placed above the letter <span @@ -1677,12 +1502,12 @@ class="cmtt-10x-x-109">R?</span>) on the resistor, it asks to clarify selection. <span class="cmti-10x-x-109">Component R</span>. This can be avoided by placing the cursor slightly away from the letter R as shown in Fig. <a -href="#x1-400059">5.9<!--tex4ht:ref: rotate --></a>. This applies to all components.<a - id="dx1-40004"></a> <hr class="figure"><div class="figure" +href="#x1-380059">5.9<!--tex4ht:ref: rotate --></a>. This applies to all components.<a + id="dx1-38004"></a> <hr class="figure"><div class="figure" > <a - id="x1-400059"></a> + id="x1-380059"></a> <!--l. 238--><p class="noindent" ><img @@ -1690,32 +1515,32 @@ src="figures/rotate.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.9: </span><span -class="content">Placing the cursor (cross mark) slightly away from the letter R</span></div><!--tex4ht:label?: x1-400059 --> +class="content">Placing the cursor (cross mark) slightly away from the letter R</span></div><!--tex4ht:label?: x1-380059 --> <!--l. 241--><p class="indent" > </div><hr class="endfigure"> <!--l. 242--><p class="indent" > If one wants to move a component, place the cursor on top of the component and press the key <span class="cmtt-10x-x-109">M</span>. The component will be tied to the cursor and can be moved in any direction. <a - id="dx1-40006"></a> + id="dx1-38006"></a> <h4 class="subsectionHead"><span class="titlemark">5.2.2 </span> <a - id="x1-410005.2.2"></a>Wiring the circuit</h4> + id="x1-390005.2.2"></a>Wiring the circuit</h4> <a - id="dx1-41001"></a> + id="dx1-39001"></a> <!--l. 248--><p class="noindent" >The next step is to wire the connections. Let us connect the resistor to the capacitor. To do so, point the cursor to the terminal of resistor to be connected and press the key <span class="cmtt-10x-x-109">W</span>. It has now changed to the wiring mode. Move the cursor towards the terminal of the capacitor and click on it. A wire is formed as shown in Fig. <a -href="#x1-41002r1">5.10a<!--tex4ht:ref: wire1 --></a>. +href="#x1-39002r1">5.10a<!--tex4ht:ref: wire1 --></a>. <hr class="figure"><div class="figure" > <a - id="x1-4100510"></a> + id="x1-3900510"></a> <a - id="x1-41002r1"></a> + id="x1-39002r1"></a> <!--l. 258--><p class="noindent" > <img src="figures/wire1.png" alt="PIC" > @@ -1725,7 +1550,7 @@ class="cmr-9">(a)</span> class="cmr-9">Initial</span> <span class="cmr-9">stages</span> <a - id="x1-41003r2"></a> <img + id="x1-39003r2"></a> <img src="figures/wirefin.png" alt="PIC" > <span @@ -1734,7 +1559,7 @@ class="cmr-9">(b)</span> class="cmr-9">Wiring</span> <span class="cmr-9">done</span> <a - id="x1-41004r3"></a> <img + id="x1-39004r3"></a> <img src="figures/schemfin.png" alt="PIC" > <span @@ -1750,16 +1575,16 @@ class="cmr-9">PWR</span><span class="cmr-9">_FLAG</span> <br /> <div class="caption" ><span class="id">Figure 5.10: </span><span -class="content">Various stages of wiring</span></div><!--tex4ht:label?: x1-4100510 --> +class="content">Various stages of wiring</span></div><!--tex4ht:label?: x1-3900510 --> <!--l. 266--><p class="indent" > </div><hr class="endfigure"> <!--l. 267--><p class="indent" > Similarly connect the wires between all terminals and the final schematic would look like Fig. <a -href="#x1-41003r2">5.10b<!--tex4ht:ref: wirefin --></a>. +href="#x1-39003r2">5.10b<!--tex4ht:ref: wirefin --></a>. <h4 class="subsectionHead"><span class="titlemark">5.2.3 </span> <a - id="x1-420005.2.3"></a>Assigning values to components</h4> + id="x1-400005.2.3"></a>Assigning values to components</h4> <a - id="dx1-42001"></a> + id="dx1-40001"></a> <!--l. 271--><p class="noindent" >We need to assign values to the components in our circuit i.e., resistor and capacitor. Note that the sine voltage source has been placed for simulation. The specifications of sine source will be given during simulation. To assign value to the resistor, place the cursor above the @@ -1771,7 +1596,7 @@ class="cmti-10x-x-109">Field value</span>. Type <span class="cmtt-10x-x-109">1k </span>in the <span class="cmti-10x-x-109">Edit value field </span>box as shown in Fig. <a -href="#x1-4200211">5.11<!--tex4ht:ref: field --></a>. 1k means 1<span +href="#x1-4000211">5.11<!--tex4ht:ref: field --></a>. 1k means 1<span class="cmmi-10x-x-109">k</span>Ω. Similarly give the value <span class="cmtt-10x-x-109">1u </span>for the capacitor. 1u means 1<span @@ -1780,7 +1605,7 @@ class="cmmi-10x-x-109">μF</span>. > <a - id="x1-4200211"></a> + id="x1-4000211"></a> <!--l. 283--><p class="noindent" ><img @@ -1788,25 +1613,25 @@ src="figures/field.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.11: </span><span -class="content">Editing value of resistor</span></div><!--tex4ht:label?: x1-4200211 --> +class="content">Editing value of resistor</span></div><!--tex4ht:label?: x1-4000211 --> <!--l. 286--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">5.2.4 </span> <a - id="x1-430005.2.4"></a>Annotation and ERC</h4> + id="x1-410005.2.4"></a>Annotation and ERC</h4> <a - id="dx1-43001"></a> + id="dx1-41001"></a> <a - id="dx1-43002"></a> + id="dx1-41002"></a> <a - id="dx1-43003"></a> + id="dx1-41003"></a> <a - id="dx1-43004"></a> + id="dx1-41004"></a> <!--l. 290--><p class="noindent" >The next step is to annotate the schematic. Annotation gives unique references to the components. To annotate the schematic, click on <span class="cmti-10x-x-109">Annotate schematic </span>tool from the top toolbar. Click on annotation, then click on OK and finally click on close as shown in Fig. <a -href="#x1-4300813">5.13<!--tex4ht:ref: anno --></a>. The schematic is now annotated. The question marks next to +href="#x1-4100813">5.13<!--tex4ht:ref: anno --></a>. The schematic is now annotated. The question marks next to component references have been replaced by unique numbers. If there are more than one instance of a component (say resistor), the annotation will be done as R1, R2, etc. @@ -1817,14 +1642,14 @@ class="cmti-10x-x-109">Perform electric rules</span> <span class="cmti-10x-x-109">check </span>tool from the top toolbar. Click on <span class="cmti-10x-x-109">Test Erc </span>button. The error as shown in Fig. <a -href="#x1-4300712">5.12<!--tex4ht:ref: erc --></a> +href="#x1-4100712">5.12<!--tex4ht:ref: erc --></a> may be displayed. Click on close in the test erc<a - id="dx1-43005"></a> window. <a - id="dx1-43006"></a><hr class="figure"><div class="figure" + id="dx1-41005"></a> window. <a + id="dx1-41006"></a><hr class="figure"><div class="figure" > <a - id="x1-4300712"></a> + id="x1-4100712"></a> <!--l. 306--><p class="noindent" ><img @@ -1832,14 +1657,14 @@ src="figures/erc1.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.12: </span><span -class="content">ERC error</span></div><!--tex4ht:label?: x1-4300712 --> +class="content">ERC error</span></div><!--tex4ht:label?: x1-4100712 --> <!--l. 309--><p class="indent" > </div><hr class="endfigure"> <!--l. 310--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-4300813"></a> + id="x1-4100813"></a> <!--l. 312--><p class="noindent" ><img @@ -1848,16 +1673,16 @@ src="figures/anno.png" alt="PIC" <br /> <div class="caption" ><span class="id">Figure 5.13: </span><span class="content">Steps in annotating a schematic: 1. First click on Annotation then 2. Click -on Ok then 3. Click on close</span></div><!--tex4ht:label?: x1-4300813 --> +on Ok then 3. Click on close</span></div><!--tex4ht:label?: x1-4100813 --> <!--l. 315--><p class="indent" > </div><hr class="endfigure"> <!--l. 316--><p class="indent" > There will be a green arrow pointing to the source of error in the schematic. Here it points to the ground terminal. This is shown in Fig. <a -href="#x1-4300914">5.14<!--tex4ht:ref: ercgnd --></a>. <hr class="figure"><div class="figure" +href="#x1-4100914">5.14<!--tex4ht:ref: ercgnd --></a>. <hr class="figure"><div class="figure" > <a - id="x1-4300914"></a> + id="x1-4100914"></a> <!--l. 321--><p class="noindent" ><img @@ -1865,44 +1690,44 @@ src="figures/ercgnd.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 5.14: </span><span -class="content">Green arrow pointing to Ground terminal indicating an ERC error</span></div><!--tex4ht:label?: x1-4300914 --> +class="content">Green arrow pointing to Ground terminal indicating an ERC error</span></div><!--tex4ht:label?: x1-4100914 --> <!--l. 324--><p class="indent" > </div><hr class="endfigure"> <!--l. 325--><p class="indent" > To correct this error, place a <span class="cmtt-10x-x-109">PWR</span><span class="cmtt-10x-x-109">_FLAG </span>from the EEschema library <span class="cmti-10x-x-109">power</span>. <a - id="dx1-43010"></a>Connect the + id="dx1-41010"></a>Connect the power flag to the ground terminal as shown in Fig. <a -href="#x1-41004r3">5.10c<!--tex4ht:ref: schemfin --></a>. More information about +href="#x1-39004r3">5.10c<!--tex4ht:ref: schemfin --></a>. More information about PWR_FLAG is given in Sec. <span class="cmbx-10x-x-109">??</span>. One needs to place <span class="cmtt-10x-x-109">PWR</span><span class="cmtt-10x-x-109">_FLAG </span>wherever the error shown in Fig. <a -href="#x1-4300712">5.12<!--tex4ht:ref: erc --></a> is obtained. Repeat the ERC. Now there are no errors. With this we have created +href="#x1-4100712">5.12<!--tex4ht:ref: erc --></a> is obtained. Repeat the ERC. Now there are no errors. With this we have created the schematic for simulation. <h4 class="subsectionHead"><span class="titlemark">5.2.5 </span> <a - id="x1-440005.2.5"></a>Netlist generation</h4> + id="x1-420005.2.5"></a>Netlist generation</h4> <a - id="dx1-44001"></a> + id="dx1-42001"></a> <!--l. 335--><p class="noindent" >To simulate the circuit that has been created in the previous section, we need to generate its netlist. <span class="cmtt-10x-x-109">Netlist </span>is a list of components in the schematic along with their connection information. <a - id="dx1-44002"></a>To do so, click on the <span + id="dx1-42002"></a>To do so, click on the <span class="cmti-10x-x-109">Generate netlist </span>tool from the top toolbar. Click on spice from the window that opens up. Uncheck the option <span class="cmtt-10x-x-109">Default Format</span>. Then click on <span class="cmti-10x-x-109">Netlist</span>. This is shown in Fig. <a -href="#x1-4400315">5.15<!--tex4ht:ref: chap5net --></a>. Save the netlist. This will be a <span +href="#x1-4200315">5.15<!--tex4ht:ref: chap5net --></a>. Save the netlist. This will be a <span class="cmtt-10x-x-109">.cir </span>file. Do not change the directory while saving. <hr class="figure"><div class="figure" > <a - id="x1-4400315"></a> + id="x1-4200315"></a> <!--l. 346--><p class="noindent" ><img @@ -1912,24 +1737,24 @@ src="figures/netlist.png" alt="PIC" ><span class="id">Figure 5.15: </span><span class="content">Steps in generating a Netlist for simulation: 1. Click on Spice then 2. Check the option <span -class="cmtt-10x-x-109">Defalut Format </span>then 3. Click on Netlist </span></div><!--tex4ht:label?: x1-4400315 --> +class="cmtt-10x-x-109">Default Format </span>then 3. Click on Netlist </span></div><!--tex4ht:label?: x1-4200315 --> <!--l. 349--><p class="indent" > </div><hr class="endfigure"> <!--l. 350--><p class="indent" > Now the netlist is ready to be simulated. Chapter <a -href="#x1-450006">6<!--tex4ht:ref: chap6 --></a> explains how to perform simulations. -Refer to <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span> or <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span> to know more about EEschema. +href="#x1-430006">6<!--tex4ht:ref: chap6 --></a> explains how to perform simulations. +Refer to <span class="cite"> [<a +href="#Xkicad">15</a>]</span> or <span class="cite"> [<a +href="#Xkicad2">16</a>]</span> to know more about EEschema. <h2 class="chapterHead"><span class="titlemark">Chapter 6</span><br /><a - id="x1-450006"></a>Simulation</h2> Circuit simulation <a - id="dx1-45001"></a>uses mathematical models to replicate the + id="x1-430006"></a>Simulation</h2> Circuit simulation <a + id="dx1-43001"></a>uses mathematical models to replicate the behaviour of an actual device or circuit. Simulation software allows to model circuit operations. Simulating a circuit’s behaviour before actually building it can greatly improve design efficiency. eSim uses <span class="cmtt-10x-x-109">Ngspice</span><a - id="dx1-45002"></a> for analog, digital and mixed-level/mixed-signal circuit + id="dx1-43002"></a> for analog, digital and mixed-level/mixed-signal circuit simulation. The various steps involved in simulating a circuit schematic in eSim are given below: <ul class="itemize1"> @@ -1942,20 +1767,20 @@ class="cmtt-10x-x-109">.cir </span>file is to class="enumerate">Analysis insertion - This tool is used to insert the type of analysis to the netlist. It is done by the <span class="cmti-10x-x-109">Analysis Inserter </span>tool in the eSim toolbar. <a - id="dx1-45004"></a> + id="dx1-43004"></a> </dd><dt class="enumerate"> 2. </dt><dd class="enumerate">Source Details <a - id="dx1-45006"></a>- The netlist created in the <span + id="dx1-43006"></a>- The netlist created in the <span class="cmti-10x-x-109">Schematic Editor </span>is converted to Ngspice format and analysis commands is appended to it. It is done by the <span class="cmti-10x-x-109">Netlist Converter </span>tool in the eSim toolbar. <a - id="dx1-45007"></a> + id="dx1-43007"></a> </dd><dt class="enumerate"> 3. </dt><dd class="enumerate">Ngspice Modelling <a - id="dx1-45009"></a>- Ngspice simulation of the netlist is performed. It is done + id="dx1-43009"></a>- Ngspice simulation of the netlist is performed. It is done by clicking on the <span class="cmti-10x-x-109">Ngspice </span>tool in the eSim toolbar. </dd><dt class="enumerate"> @@ -1973,12 +1798,12 @@ class="enumerate">Sub-Circuit - A sub circuiting can be done using this tool. Th Ngspice.</li></ul> <!--l. 34--><p class="noindent" >In the following sections, we shall describe each of the above steps. <h3 class="sectionHead"><span class="titlemark">6.1 </span> <a - id="x1-460006.1"></a>Analysis Inserter</h3> + id="x1-440006.1"></a>Analysis Inserter</h3> <a - id="dx1-46001"></a> + id="dx1-44001"></a> <!--l. 38--><p class="noindent" >In order to simulate a circuit, the user must define the type of analysis to be done on the circuit. The types of analysis <a - id="dx1-46002"></a>include <span + id="dx1-44002"></a>include <span class="cmtt-10x-x-109">Operating point analysis</span>, <span class="cmtt-10x-x-109">DC analysis</span>, <span @@ -1992,7 +1817,7 @@ eSim. class="cmti-10x-x-109">Kicad to</span> <span class="cmti-10x-x-109">Ngspice </span>from the eSim toolbar, one gets the Analysis Inserter GUI as shown in Fig. <a -href="#x1-460031">6.1<!--tex4ht:ref: 1 --></a>. The +href="#x1-440031">6.1<!--tex4ht:ref: 1 --></a>. The various tabs in this GUI correspond to the various types of analysis. The user can enter the details, needed to perform simulation, in the corresponding fields under these tabs. @@ -2000,7 +1825,7 @@ tabs. > <a - id="x1-460031"></a> + id="x1-440031"></a> <!--l. 55--><p class="noindent" ><img @@ -2008,37 +1833,37 @@ src="figures/analysis.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.1: </span><span -class="content">Analysis Insertor GUI</span></div><!--tex4ht:label?: x1-460031 --> +class="content">Analysis Inserter GUI</span></div><!--tex4ht:label?: x1-440031 --> <!--l. 58--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">6.1.1 </span> <a - id="x1-470006.1.1"></a>Types of analysis</h4> + id="x1-450006.1.1"></a>Types of analysis</h4> <a - id="dx1-47001"></a> + id="dx1-45001"></a> <!--l. 64--><p class="noindent" >eSim supports three types of analyses: <a - id="x1-47002r1"></a>1. DC Analysis (Operating Point and DC Sweep) + id="x1-45002r1"></a>1. DC Analysis (Operating Point and DC Sweep) <a - id="dx1-47003"></a><a - id="x1-47004r2"></a>2. AC Small-signal Analysis <a - id="dx1-47005"></a><a - id="x1-47006r3"></a>3. Transient Analysis. <a - id="dx1-47007"></a> + id="dx1-45003"></a><a + id="x1-45004r2"></a>2. AC Small-signal Analysis <a + id="dx1-45005"></a><a + id="x1-45006r3"></a>3. Transient Analysis. <a + id="dx1-45007"></a> Other analysis in the <span class="cmti-10x-x-109">Analysis Inserter </span>are currently under progress. The different types of -analyses supported in eSim are explained below <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. +analyses supported in eSim are explained below <span class="cite"> [<a +href="#Xngspice">17</a>]</span>. <!--l. 74--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-480006.1.1"></a>DC analysis</h5> + id="x1-460006.1.1"></a>DC analysis</h5> <a - id="dx1-48001"></a> + id="dx1-46001"></a> <!--l. 74--><p class="noindent" >The <span class="cmtt-10x-x-109">DC analysis </span>determines the dc operating point of the circuit with inductors shorted and capacitors opened. The DC analysis options are specified on the <span class="cmti-10x-x-109">.dc</span> <a - id="dx1-48002"></a>and <span + id="dx1-46002"></a>and <span class="cmti-10x-x-109">.op</span><a - id="dx1-48003"></a> control + id="dx1-46003"></a> control lines. <!--l. 79--><p class="indent" > There is assumed to be no time dependence on any of the sources within the system description. The simulator algorithm subdivides the circuit into those portions which require @@ -2061,9 +1886,9 @@ user-specified range and the dc output variables are stored for each sequential value. <!--l. 97--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-490006.1.1"></a>AC small-signal analysis</h5> + id="x1-470006.1.1"></a>AC small-signal analysis</h5> <a - id="dx1-49001"></a> + id="dx1-47001"></a> <!--l. 98--><p class="noindent" ><span class="cmtt-10x-x-109">AC analysis </span>is limited to analog nodes. It represents the small signal, sinusoidal solution of the analog system described at a particular frequency or set of frequencies. @@ -2081,9 +1906,9 @@ unity and zero phase, so that output variables have the same value as the transf function. <!--l. 114--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-500006.1.1"></a>Transient analysis</h5> + id="x1-480006.1.1"></a>Transient analysis</h5> <a - id="dx1-50001"></a> + id="dx1-48001"></a> <!--l. 115--><p class="noindent" ><span class="cmtt-10x-x-109">Transient analysis </span>is an extension of <span class="cmtt-10x-x-109">DC analysis </span>to the time domain. A <span @@ -2102,7 +1927,7 @@ class="cmti-10x-x-109">.tran </span>control line. <!--l. 131--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">6.1.2 </span> <a - id="x1-510006.1.2"></a>DC analysis inserter</h4> + id="x1-490006.1.2"></a>DC analysis inserter</h4> <!--l. 132--><p class="noindent" >By default <span class="cmtt-10x-x-109">DC analysis </span>option appears when one clicks on <span class="cmti-10x-x-109">Analysis Inserter</span>. Here we need @@ -2114,7 +1939,7 @@ class="cmti-10x-x-109">stop </span>value. Once this is done, click on <span class="cmti-10x-x-109">Add Simulation Data</span>. <!--l. 137--><p class="indent" > Fig. <a -href="#x1-510032">6.2<!--tex4ht:ref: 2 --></a> gives an example of <span +href="#x1-490032">6.2<!--tex4ht:ref: 2 --></a> gives an example of <span class="cmtt-10x-x-109">DC analysis </span>inserter. In this example, <span class="cmtt-10x-x-109">v1 </span>is the input voltage source which <span @@ -2129,7 +1954,7 @@ class="cmti-10x-x-109">Add Simulation Data</span>, the analysis command is gener <br class="newline" /><span class="cmtt-10x-x-109">.dc</span><a - id="dx1-51001"></a> <span + id="dx1-49001"></a> <span class="cmtt-10x-x-109">sourcename vstart vstop vincr </span><br class="newline" />The <span class="cmtt-10x-x-109">.dc </span>line defines the dc transfer curve source and sweep limits (with capacitors open and @@ -2142,13 +1967,13 @@ class="cmtt-10x-x-109">vincr </span>are the starting, final, and incrementing va source. <!--l. 151--><p class="indent" > When we check the option <span class="cmti-10x-x-109">Operating Point analysis</span><a - id="dx1-51002"></a> on the DC analysis window, <span + id="dx1-49002"></a> on the DC analysis window, <span class="cmtt-10x-x-109">.op </span>gets appended to the analysis statement. <hr class="figure"><div class="figure" > <a - id="x1-510032"></a> + id="x1-490032"></a> <!--l. 156--><p class="noindent" ><img @@ -2156,25 +1981,25 @@ src="figures/dc1.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.2: </span><span -class="content">DC Analysis GUI</span></div><!--tex4ht:label?: x1-510032 --> +class="content">DC Analysis GUI</span></div><!--tex4ht:label?: x1-490032 --> <!--l. 159--><p class="indent" > </div><hr class="endfigure"> <!--l. 160--><p class="indent" > The inclusion of the line <span class="cmtt-10x-x-109">.op </span>in the analysis file directs Ngspice to determine the dc operating point of the circuit with inductors shorted and capacitors opened. <h4 class="subsectionHead"><span class="titlemark">6.1.3 </span> <a - id="x1-520006.1.3"></a>AC analysis inserter</h4> + id="x1-500006.1.3"></a>AC analysis inserter</h4> <a - id="dx1-52001"></a> + id="dx1-50001"></a> <!--l. 165--><p class="noindent" >When one clicks on the option <span class="cmti-10x-x-109">AC </span>in the <span class="cmti-10x-x-109">Analysis Inserter </span>GUI, the window given in Fig. <a -href="#x1-520023">6.3<!--tex4ht:ref: 4 --></a> appears. <hr class="figure"><div class="figure" +href="#x1-500023">6.3<!--tex4ht:ref: 4 --></a> appears. <hr class="figure"><div class="figure" > <a - id="x1-520023"></a> + id="x1-500023"></a> <!--l. 169--><p class="noindent" ><img @@ -2182,7 +2007,7 @@ src="figures/ac1.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.3: </span><span -class="content">AC Analysi GUI</span></div><!--tex4ht:label?: x1-520023 --> +class="content">AC Analysis GUI</span></div><!--tex4ht:label?: x1-500023 --> <!--l. 172--><p class="indent" > </div><hr class="endfigure"> <!--l. 173--><p class="indent" > Here one needs to enter the details of <span @@ -2208,7 +2033,7 @@ class="newline" /><span class="cmtt-10x-x-109">.ac oct no fstart fstop </span><br class="newline" /><span class="cmtt-10x-x-109">.ac lin np fstart fstop</span> <a - id="dx1-52003"></a><br + id="dx1-50003"></a><br class="newline" />Here, <span class="cmtt-10x-x-109">dec </span>stands for decade variation and <span class="cmtt-10x-x-109">nd </span>is the number of points per decade. <span @@ -2230,14 +2055,14 @@ class="cmtt-10x-x-109">AC </span>from the <span class="cmti-10x-x-109">sourcesSpice </span>library. <h4 class="subsectionHead"><span class="titlemark">6.1.4 </span> <a - id="x1-530006.1.4"></a>Transient analysis inserter</h4> + id="x1-510006.1.4"></a>Transient analysis inserter</h4> <a - id="dx1-53001"></a> + id="dx1-51001"></a> <!--l. 199--><p class="noindent" >When one clicks on the option <span class="cmti-10x-x-109">Transient </span>in the <span class="cmti-10x-x-109">Analysis Inserter </span>GUI, the window given in Fig. <a -href="#x1-530034">6.4<!--tex4ht:ref: 6 --></a> appears. Here one needs to enter the details of <span +href="#x1-510034">6.4<!--tex4ht:ref: 6 --></a> appears. Here one needs to enter the details of <span class="cmti-10x-x-109">start time</span>, <span class="cmti-10x-x-109">step time</span>, and <span class="cmti-10x-x-109">stop time</span>. @@ -2246,7 +2071,7 @@ class="cmti-10x-x-109">Add Simulation Data</span>. The analysis statement is generated. It is of the form: <!--l. 206--><p class="indent" > <span class="cmtt-10x-x-109">.tran tstep tstop tstart</span><a - id="dx1-53002"></a> + id="dx1-51002"></a> <!--l. 208--><p class="indent" > Here, <span class="cmtt-10x-x-109">tstep </span>is the printing or plotting increment for line-printer output. For use with the post-processor, <span @@ -2267,7 +2092,7 @@ class="cmmi-10x-x-109">></span>, the circuit is analyzed and outputs are > <a - id="x1-530034"></a> + id="x1-510034"></a> <!--l. 221--><p class="noindent" ><img @@ -2275,19 +2100,19 @@ src="figures/trans1.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.4: </span><span -class="content">Transient Analysis GUI</span></div><!--tex4ht:label?: x1-530034 --> +class="content">Transient Analysis GUI</span></div><!--tex4ht:label?: x1-510034 --> <!--l. 224--><p class="indent" > </div><hr class="endfigure"> <h3 class="sectionHead"><span class="titlemark">6.2 </span> <a - id="x1-540006.2"></a>Adding Source Details</h3> -<!--l. 227--><p class="noindent" >Source details is basically a dynamic tab, i.e. the feilds are added as per the circuit. The + id="x1-520006.2"></a>Adding Source Details</h3> +<!--l. 227--><p class="noindent" >Source details is basically a dynamic tab, i.e. the fields are added as per the circuit. The number of sources schematic has like AC,DC is the number of fields that get added in the GUI. Consider a Half-Adder circuit as shown in Fig. <a -href="#x1-540015">6.5<!--tex4ht:ref: halfschematic --></a> <hr class="figure"><div class="figure" +href="#x1-520015">6.5<!--tex4ht:ref: halfschematic --></a> <hr class="figure"><div class="figure" > <a - id="x1-540015"></a> + id="x1-520015"></a> <!--l. 231--><p class="noindent" ><img @@ -2295,16 +2120,16 @@ src="figures/halfschematic.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.5: </span><span -class="content">Half Adder Schematic</span></div><!--tex4ht:label?: x1-540015 --> +class="content">Half Adder Schematic</span></div><!--tex4ht:label?: x1-520015 --> <!--l. 234--><p class="indent" > </div><hr class="endfigure"> -<!--l. 235--><p class="indent" > Here, total three DC input source are used and hence the source detail GUI wuould be +<!--l. 235--><p class="indent" > Here, total three DC input source are used and hence the source detail GUI would be having three input fields as shown is Fig. <a -href="#x1-540026">6.6<!--tex4ht:ref: sourcedetails --></a> <hr class="figure"><div class="figure" +href="#x1-520026">6.6<!--tex4ht:ref: sourcedetails --></a> <hr class="figure"><div class="figure" > <a - id="x1-540026"></a> + id="x1-520026"></a> <!--l. 238--><p class="noindent" ><img @@ -2312,27 +2137,27 @@ src="figures/sourcedetails.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.6: </span><span -class="content">Source Details of Half-Adder</span></div><!--tex4ht:label?: x1-540026 --> +class="content">Source Details of Half-Adder</span></div><!--tex4ht:label?: x1-520026 --> <!--l. 241--><p class="indent" > </div><hr class="endfigure"> <h3 class="sectionHead"><span class="titlemark">6.3 </span> <a - id="x1-550006.3"></a>Adding Ngspice Model</h3> + id="x1-530006.3"></a>Adding Ngspice Model</h3> <!--l. 247--><p class="noindent" > <h3 class="sectionHead"><span class="titlemark">6.4 </span> <a - id="x1-560006.4"></a>Adding Device Model Library</h3> + id="x1-540006.4"></a>Adding Device Model Library</h3> <!--l. 248--><p class="noindent" >Spice based simulators include a feature which allows accurate modeling of semiconductor devices such as diodes, transistors etc. Model libraries holds these features to define models for devices such as diodes, MOSFET, BJT, JFET, IGBT, Magnetic core etc. <!--l. 251--><p class="indent" > The fields in this tab are added for each such device in the circuit and the corresponding model library is added. In the example of bridgerectifier as shown in Fig. <a -href="#x1-560017">6.7<!--tex4ht:ref: bridgerectifier --></a> for four diodes -library files are added as in Fig. <span -class="cmbx-10x-x-109">??</span> <hr class="figure"><div class="figure" +href="#x1-540017">6.7<!--tex4ht:ref: bridgerectifier --></a> for four diodes +library files are added as in Fig. <a +href="#x1-540028">6.8<!--tex4ht:ref: devicemodel --></a> <hr class="figure"><div class="figure" > <a - id="x1-560017"></a> + id="x1-540017"></a> <!--l. 254--><p class="noindent" ><img @@ -2340,14 +2165,14 @@ src="figures/bridgerectifier.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.7: </span><span -class="content">Schematic of Bridge Rectifier</span></div><!--tex4ht:label?: x1-560017 --> +class="content">Schematic of Bridge Rectifier</span></div><!--tex4ht:label?: x1-540017 --> <!--l. 257--><p class="indent" > </div><hr class="endfigure"> <!--l. 259--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-560028"></a> + id="x1-540028"></a> <!--l. 261--><p class="noindent" ><img @@ -2355,22 +2180,22 @@ src="figures/devicemodel.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.8: </span><span -class="content">Device Model GUI Window</span></div><!--tex4ht:label?: x1-560028 --> +class="content">Device Model GUI Window</span></div><!--tex4ht:label?: x1-540028 --> <!--l. 264--><p class="indent" > </div><hr class="endfigure"> <h3 class="sectionHead"><span class="titlemark">6.5 </span> <a - id="x1-570006.5"></a>Adding Sub Circuit</h3> + id="x1-550006.5"></a>Adding Sub Circuit</h3> <!--l. 267--><p class="noindent" >Sub-circuiting is the way of hierarchical modeling. The sub circuit file in the main circuits needs to be added before converting it. Let us consider the simple example of Full-Adder circuit containing two half adder sub circuits. <!--l. 270--><p class="noindent" > <h3 class="sectionHead"><span class="titlemark">6.6 </span> <a - id="x1-580006.6"></a>Kicad to Ngspice Conversion</h3> + id="x1-560006.6"></a>Kicad to Ngspice Conversion</h3> <!--l. 271--><p class="noindent" >After Filling up the values in all the above mentioned fields the convert button is pressed for the conversion process to finish. If all the files are added the <span -class="cmtt-10x-x-109">successful </span>messege box is +class="cmtt-10x-x-109">successful </span>message box is popped on the screen as shown in Fig. <a -href="#x1-580019">6.9<!--tex4ht:ref: success --></a>. Then click <span +href="#x1-560019">6.9<!--tex4ht:ref: success --></a>. Then click <span class="cmtt-10x-x-109">ok</span>, this will create the <span class="cmtt-10x-x-109">.cir.out,</span> <span @@ -2379,7 +2204,7 @@ class="cmtt-10x-x-109">analysis </span>and other files in the project folders. > <a - id="x1-580019"></a> + id="x1-560019"></a> <!--l. 276--><p class="noindent" ><img @@ -2387,21 +2212,21 @@ src="figures/convert.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.9: </span><span -class="content">Successful Conversion Pop-Up Window</span></div><!--tex4ht:label?: x1-580019 --> +class="content">Successful Conversion Pop-Up Window</span></div><!--tex4ht:label?: x1-560019 --> <!--l. 279--><p class="indent" > </div><hr class="endfigure"> <h3 class="sectionHead"><span class="titlemark">6.7 </span> <a - id="x1-590006.7"></a>Simulation</h3> + id="x1-570006.7"></a>Simulation</h3> <!--l. 282--><p class="noindent" >After the Kicad to Ngspice conversion is successfully completed simulation tab on the toolbar is clicked to check the output waveform of the project. The windows shown if Fig. <a -href="#x1-5900110">6.10<!--tex4ht:ref: pythonplot --></a> and +href="#x1-5700110">6.10<!--tex4ht:ref: pythonplot --></a> and Fig. <a -href="#x1-5900211">6.11<!--tex4ht:ref: ngspicewindow --></a> are opned in dockarea. +href="#x1-5700211">6.11<!--tex4ht:ref: ngspicewindow --></a> are opned in dockarea. <!--l. 284--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-5900110"></a> + id="x1-5700110"></a> <!--l. 286--><p class="noindent" ><img @@ -2409,14 +2234,14 @@ src="figures/pythonplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.10: </span><span -class="content">Pythonplot Window in a Dockarea</span></div><!--tex4ht:label?: x1-5900110 --> +class="content">Pythonplot Window in a Dockarea</span></div><!--tex4ht:label?: x1-5700110 --> <!--l. 289--><p class="indent" > </div><hr class="endfigure"> <!--l. 291--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-5900211"></a> + id="x1-5700211"></a> <!--l. 293--><p class="noindent" ><img @@ -2424,7 +2249,7 @@ src="figures/ngspicewindow.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.11: </span><span -class="content">Ngspice Terminal in a Dockarea</span></div><!--tex4ht:label?: x1-5900211 --> +class="content">Ngspice Terminal in a Dockarea</span></div><!--tex4ht:label?: x1-5700211 --> <!--l. 296--><p class="indent" > </div><hr class="endfigure"> <!--l. 298--><p class="indent" > Following are the commands to be given in Ngspice window. @@ -2435,11 +2260,11 @@ class="cmtt-10x-x-109">plot allv </span>- Plots all the voltage waveforms. <li class="itemize"><span class="cmtt-10x-x-109">plot v(node-name) </span>- Plot a waveform of the node-name voltage source.</li></ul> <!--l. 304--><p class="indent" > The output in the ngspice window is shown in Fig. <a -href="#x1-5900312">6.12<!--tex4ht:ref: ngspiceoutput --></a> <hr class="figure"><div class="figure" +href="#x1-5700312">6.12<!--tex4ht:ref: ngspiceoutput --></a> <hr class="figure"><div class="figure" > <a - id="x1-5900312"></a> + id="x1-5700312"></a> <!--l. 307--><p class="noindent" ><img @@ -2447,19 +2272,19 @@ src="figures/ngspiceoutput.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.12: </span><span -class="content">Output in a Ngspice Window</span></div><!--tex4ht:label?: x1-5900312 --> +class="content">Output in a Ngspice Window</span></div><!--tex4ht:label?: x1-5700312 --> <!--l. 310--><p class="indent" > </div><hr class="endfigure"> -<!--l. 313--><p class="indent" > Likewise, in the pythonplot window the checkbox of a perticular source can be chosen +<!--l. 313--><p class="indent" > Likewise, in the pythonplot window the checkbox of a particular source can be chosen and then <span -class="cmtt-10x-x-109">PLOT </span>button is clicked. Ths output in pythonplot window is shown in +class="cmtt-10x-x-109">PLOT </span>button is clicked. This output in pythonplot window is shown in Fig. <a -href="#x1-5900413">6.13<!--tex4ht:ref: pythonplot1 --></a> +href="#x1-5700413">6.13<!--tex4ht:ref: pythonplot1 --></a> <!--l. 315--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-5900413"></a> + id="x1-5700413"></a> <!--l. 317--><p class="noindent" ><img @@ -2467,31 +2292,31 @@ src="figures/pythonplot1.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 6.13: </span><span -class="content">output in a Pythonplot Window</span></div><!--tex4ht:label?: x1-5900413 --> +class="content">output in a Pythonplot Window</span></div><!--tex4ht:label?: x1-5700413 --> <!--l. 320--><p class="indent" > </div><hr class="endfigure"> <h2 class="chapterHead"><span class="titlemark">Chapter 7</span><br /><a - id="x1-600007"></a>PCB Design</h2> Printed Circuit Board (PCB) <a - id="dx1-60001"></a>design is an important step in + id="x1-580007"></a>PCB Design</h2> Printed Circuit Board (PCB) <a + id="dx1-58001"></a>design is an important step in electronic system design. Every component of the circuit needs to be placed and connections routed to minimise delay and area. Each component has an associated footprint. Footprint refers to the physical layout of a component that is required to mount it on the PCB.<a - id="dx1-60002"></a> <a - id="dx1-60003"></a>PCB + id="dx1-58002"></a> <a + id="dx1-58003"></a>PCB design involves associating footprints to all components, placing them appropriately to minimise wire length and area, connecting the footprints using tracks/vias and finally extracting the required files needed for printing the PCB. Let us see the steps to design PCB using eSim. <h3 class="sectionHead"><span class="titlemark">7.1 </span> <a - id="x1-610007.1"></a>Schematic creation for PCB design</h3> + id="x1-590007.1"></a>Schematic creation for PCB design</h3> <!--l. 16--><p class="noindent" >In Chapter <a -href="#x1-320005">5<!--tex4ht:ref: chap5 --></a>, we have seen the differences between schematic for simulation and schematic +href="#x1-300005">5<!--tex4ht:ref: chap5 --></a>, we have seen the differences between schematic for simulation and schematic for PCB design. Let us design the PCB for an RC circuit. A resistor, capacitor, ground, power flag and a connector are required. Connectors are used to take signals in and out of the PCB. <!--l. 22--><p class="indent" > Create the circuit schematic as shown in Fig. <a -href="#x1-610011">7.1<!--tex4ht:ref: pcbschfin --></a>. The two pin connector (<span +href="#x1-590011">7.1<!--tex4ht:ref: pcbschfin --></a>. The two pin connector (<span class="cmti-10x-x-109">CONN</span><span class="cmti-10x-x-109">_2</span>) can be placed from the EEschema library <span @@ -2499,13 +2324,13 @@ class="cmti-10x-x-109">conn</span>. See Sec. <span class="cmbx-10x-x-109">??</span> to know more about EEschema library <span class="cmti-10x-x-109">conn</span>. Do the annotation and test for ERC. Refer to Chapter <a -href="#x1-320005">5<!--tex4ht:ref: chap5 --></a> to know more about +href="#x1-300005">5<!--tex4ht:ref: chap5 --></a> to know more about basic steps in schematic creation. <!--l. 29--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-610011"></a> + id="x1-590011"></a> <!--l. 31--><p class="noindent" ><img @@ -2513,23 +2338,23 @@ src="figures/pcbschfin.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 7.1: </span><span -class="content">Final circuit schematic for RC low pass circuit</span></div><!--tex4ht:label?: x1-610011 --> +class="content">Final circuit schematic for RC low pass circuit</span></div><!--tex4ht:label?: x1-590011 --> <!--l. 34--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">7.1.1 </span> <a - id="x1-620007.1.1"></a>Netlist generation for PCB</h4> + id="x1-600007.1.1"></a>Netlist generation for PCB</h4> <a - id="dx1-62001"></a> + id="dx1-60001"></a> <a - id="dx1-62002"></a> + id="dx1-60002"></a> <!--l. 39--><p class="noindent" >The netlist for PCB is different from that for simulation. To generate netlist for PCB, click on the <span class="cmti-10x-x-109">Generate netlist </span>tool from the top toolbar in Schematic editor. In the Netlist window, under the tab <span class="cmti-10x-x-109">Pcbnew</span>, <a - id="dx1-62003"></a>click on the button <span + id="dx1-60003"></a>click on the button <span class="cmti-10x-x-109">Netlist</span>. This is shown in Fig. <a -href="#x1-620042">7.2<!--tex4ht:ref: netlistpcb --></a>. Click on +href="#x1-600042">7.2<!--tex4ht:ref: netlistpcb --></a>. Click on <span class="cmti-10x-x-109">Save </span>in the Save netlist file dialog box that opens up. Do not change the directory or the name of the netlist file. Save the schematic and close the schematic editor. @@ -2537,7 +2362,7 @@ or the name of the netlist file. Save the schematic and close the schematic edit > <a - id="x1-620042"></a> + id="x1-600042"></a> <!--l. 49--><p class="noindent" ><img @@ -2545,7 +2370,7 @@ src="figures/netlistpcb.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 7.2: </span><span -class="content">Netlist generation for PCB</span></div><!--tex4ht:label?: x1-620042 --> +class="content">Netlist generation for PCB</span></div><!--tex4ht:label?: x1-600042 --> <!--l. 52--><p class="indent" > </div><hr class="endfigure"> <!--l. 53--><p class="indent" > <span @@ -2556,37 +2381,37 @@ class="cmti-10x-x-109">. The netlist created for simulation</span> class="cmti-10x-x-109">has an extension </span><span class="cmtt-10x-x-109">.cir</span>. <h4 class="subsectionHead"><span class="titlemark">7.1.2 </span> <a - id="x1-630007.1.2"></a>Mapping of components using Footprint Editor</h4> + id="x1-610007.1.2"></a>Mapping of components using Footprint Editor</h4> <a - id="dx1-63001"></a> + id="dx1-61001"></a> <a - id="dx1-63002"></a> + id="dx1-61002"></a> <a - id="dx1-63003"></a> + id="dx1-61003"></a> <!--l. 60--><p class="noindent" >Once the netlist for PCB is created, one needs to map each component in the netlist to a footprint. The tool <span class="cmti-10x-x-109">Footprint Editor </span>is used for this. eSim uses <span class="cmtt-10x-x-109">CvPcb </span>as its footprint editor. <span class="cmtt-10x-x-109">CvPcb </span>is the footprint editor tool in KiCad. <a - id="dx1-63004"></a> + id="dx1-61004"></a> <!--l. 65--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">7.1.3 </span> <a - id="x1-640007.1.3"></a>Familiarising the Footprint Editor tool</h4> + id="x1-620007.1.3"></a>Familiarising the Footprint Editor tool</h4> <a - id="dx1-64001"></a> + id="dx1-62001"></a> <!--l. 68--><p class="noindent" >If one opens the <span class="cmti-10x-x-109">Footprint Editor </span>after creating the <span class="cmtt-10x-x-109">.net </span>netlist file, the Footprint editor as shown in Fig. <a -href="#x1-640023">7.3<!--tex4ht:ref: fe --></a> will be obtained. The menu bar and toolbars and the panes are marked in +href="#x1-620023">7.3<!--tex4ht:ref: fe --></a> will be obtained. The menu bar and toolbars and the panes are marked in this figure. The menu bar will be available in the top left corner. The left pane has a list of components in the netlist file and the right pane has a list of available footprints for each component. <hr class="figure"><div class="figure" > <a - id="x1-640023"></a> + id="x1-620023"></a> <!--l. 76--><p class="noindent" ><img @@ -2595,7 +2420,7 @@ src="figures/fe.png" alt="PIC" <br /> <div class="caption" ><span class="id">Figure 7.3: </span><span class="content">Footprint editor with the menu bar, toolbar, left pane and right pane -marked</span></div><!--tex4ht:label?: x1-640023 --> +marked</span></div><!--tex4ht:label?: x1-620023 --> <!--l. 79--><p class="indent" > </div><hr class="endfigure"> <!--l. 80--><p class="indent" > <span @@ -2603,14 +2428,14 @@ class="cmti-10x-x-109">Note that if the Footprint Editor is opened before creati <span class="cmti-10x-x-109">right panes will be empty</span>. <h5 class="subsubsectionHead"><a - id="x1-650007.1.3"></a>Toolbar</h5> + id="x1-630007.1.3"></a>Toolbar</h5> <!--l. 83--><p class="noindent" >Some of the important tools in the toolbar are shown in Fig. <a -href="#x1-650014">7.4<!--tex4ht:ref: tb_fe --></a>. They are explained below: +href="#x1-630014">7.4<!--tex4ht:ref: tb_fe --></a>. They are explained below: <hr class="figure"><div class="figure" > <a - id="x1-650014"></a> + id="x1-630014"></a> <!--l. 87--><p class="noindent" ><img @@ -2618,7 +2443,7 @@ src="figures/tb_fe.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 7.4: </span><span -class="content">Some important tools in the toolbar</span></div><!--tex4ht:label?: x1-650014 --> +class="content">Some important tools in the toolbar</span></div><!--tex4ht:label?: x1-630014 --> <!--l. 90--><p class="indent" > </div><hr class="endfigure"> <dl class="compactenum"><dt class="compactenum"> @@ -2628,7 +2453,7 @@ class="compactenum">Save netlist and footprint files - Save the netlist </dd><dt class="compactenum"> 2. </dt><dd class="compactenum">View selected footprint - View the selected footprint in 2D. See Sec. <a -href="#x1-660007.1.4">7.1.4<!--tex4ht:ref: viewfp --></a> for more +href="#x1-640007.1.4">7.1.4<!--tex4ht:ref: viewfp --></a> for more details. </dd><dt class="compactenum"> 3. </dt><dd @@ -2647,33 +2472,33 @@ class="compactenum">Display filtered footprint list - Display a filtered list of class="compactenum">Display full footprint list - Display the list of all footprints available (without filtering)</dd></dl> <h4 class="subsectionHead"><span class="titlemark">7.1.4 </span> <a - id="x1-660007.1.4"></a>Viewing footprints in 2D and 3D</h4> + id="x1-640007.1.4"></a>Viewing footprints in 2D and 3D</h4> <a - id="dx1-66001"></a> + id="dx1-64001"></a> <a - id="dx1-66002"></a> + id="dx1-64002"></a> <!--l. 111--><p class="noindent" >To view a footprint in 2D, select it from the right pane and click on <span class="cmti-10x-x-109">View selected footprint</span> from the menu bar. Let us view the footprint for <span class="cmtt-10x-x-109">SM1210</span>. Choose SM1210 from the right pane as shown in Fig. <a -href="#x1-660035">7.5<!--tex4ht:ref: sm --></a>. On clicking the <span +href="#x1-640035">7.5<!--tex4ht:ref: sm --></a>. On clicking the <span class="cmti-10x-x-109">View selected footprint </span>tool, the <span class="cmtt-10x-x-109">Footprint </span>window with the view in 2D will be displayed. Click on the <span class="cmti-10x-x-109">3D</span> tool in the <span class="cmtt-10x-x-109">Footprint </span>window, as shown in Fig. <a -href="#x1-660046">7.6<!--tex4ht:ref: 3d --></a>. A top view of the selected +href="#x1-640046">7.6<!--tex4ht:ref: 3d --></a>. A top view of the selected footprint in 3D is obtained. Click on the footprint and rotate it using mouse to get 3D views from various angles. One such side view of the footprint in 3D is shown in Fig. <a -href="#x1-660057">7.7<!--tex4ht:ref: 3dv --></a>. +href="#x1-640057">7.7<!--tex4ht:ref: 3dv --></a>. <!--l. 122--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-660035"></a> + id="x1-640035"></a> <!--l. 124--><p class="noindent" ><img @@ -2683,14 +2508,14 @@ src="figures/sm.png" alt="PIC" ><span class="id">Figure 7.5: </span><span class="content">Viewing footprint for SM1210: 1. Choose the footprint SM1210 from the right pane, 2. Click on <span -class="cmti-10x-x-109">View selected footprint</span></span></div><!--tex4ht:label?: x1-660035 --> +class="cmti-10x-x-109">View selected footprint</span></span></div><!--tex4ht:label?: x1-640035 --> <!--l. 128--><p class="indent" > </div><hr class="endfigure"> <!--l. 129--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-660046"></a> + id="x1-640046"></a> <!--l. 131--><p class="noindent" ><img @@ -2699,14 +2524,14 @@ src="figures/3d.png" alt="PIC" <br /> <div class="caption" ><span class="id">Figure 7.6: </span><span class="content">Footprint view in 2D. Click on <span -class="cmti-10x-x-109">3D </span>to get 3D view</span></div><!--tex4ht:label?: x1-660046 --> +class="cmti-10x-x-109">3D </span>to get 3D view</span></div><!--tex4ht:label?: x1-640046 --> <!--l. 134--><p class="indent" > </div><hr class="endfigure"> <!--l. 135--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-660057"></a> + id="x1-640057"></a> <!--l. 137--><p class="noindent" ><img @@ -2714,11 +2539,11 @@ src="figures/3dv.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 7.7: </span><span -class="content">Side view of the footprint in 3D</span></div><!--tex4ht:label?: x1-660057 --> +class="content">Side view of the footprint in 3D</span></div><!--tex4ht:label?: x1-640057 --> <!--l. 140--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">7.1.5 </span> <a - id="x1-670007.1.5"></a>Mapping of components in the RC circuit</h4> + id="x1-650007.1.5"></a>Mapping of components in the RC circuit</h4> <!--l. 143--><p class="noindent" >Click on <span class="cmtt-10x-x-109">C1 </span>from the left pane. Choose the footprint <span class="cmti-10x-x-109">C1 </span>from the right pane by double @@ -2729,7 +2554,7 @@ right pane by double clicking on it. Similarly choose the footprint <span class="cmti-10x-x-109">R3 </span>for the resistor <span class="cmtt-10x-x-109">R1</span>. The footprint mapping is shown in Fig. <a -href="#x1-670018">7.8<!--tex4ht:ref: map --></a>. Save the footprint association by clicking on the <span +href="#x1-650018">7.8<!--tex4ht:ref: map --></a>. Save the footprint association by clicking on the <span class="cmti-10x-x-109">Save</span> <span class="cmti-10x-x-109">netlist and footprint files </span>tool from the <span @@ -2743,7 +2568,7 @@ class="cmti-10x-x-109">Footprint Editor </span>window closes automatically. > <a - id="x1-670018"></a> + id="x1-650018"></a> <!--l. 156--><p class="noindent" ><img @@ -2751,7 +2576,7 @@ src="figures/map.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 7.8: </span><span -class="content">Footprint mapping done</span></div><!--tex4ht:label?: x1-670018 --> +class="content">Footprint mapping done</span></div><!--tex4ht:label?: x1-650018 --> <!--l. 159--><p class="indent" > </div><hr class="endfigure"> <!--l. 160--><p class="indent" > <span @@ -2759,11 +2584,11 @@ class="cmti-10x-x-109">Note that one needs to browse to the directory where the <span class="cmti-10x-x-109">the ‘.net’ file in the same directory</span>. <h3 class="sectionHead"><span class="titlemark">7.2 </span> <a - id="x1-680007.2"></a>Creation of PCB layout</h3> + id="x1-660007.2"></a>Creation of PCB layout</h3> <a - id="dx1-68001"></a> + id="dx1-66001"></a> <a - id="dx1-68002"></a> + id="dx1-66002"></a> <!--l. 165--><p class="noindent" >The next step is to place the footprints and lay tracks between them to get the layout. This is done using the <span class="cmti-10x-x-109">Layout Editor </span>tool. eSim uses <span @@ -2771,16 +2596,16 @@ class="cmtt-10x-x-109">Pcbnew</span>, the layout creation tool in KiCad, as its layout editor. <!--l. 170--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">7.2.1 </span> <a - id="x1-690007.2.1"></a>Familiarising the Layout Editor tool</h4> + id="x1-670007.2.1"></a>Familiarizing the Layout Editor tool</h4> <a - id="dx1-69001"></a> + id="dx1-67001"></a> <!--l. 173--><p class="noindent" >The layout editor with the various menu bar and toolbars is shown in Fig. <a -href="#x1-690029">7.9<!--tex4ht:ref: pcbnew --></a>. +href="#x1-670029">7.9<!--tex4ht:ref: pcbnew --></a>. <hr class="figure"><div class="figure" > <a - id="x1-690029"></a> + id="x1-670029"></a> <!--l. 177--><p class="noindent" ><img @@ -2788,14 +2613,14 @@ src="figures/pcbnew.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 7.9: </span><span -class="content">Layout editor with menu bar, toolbars and layer options marked</span></div><!--tex4ht:label?: x1-690029 --> +class="content">Layout editor with menu bar, toolbars and layer options marked</span></div><!--tex4ht:label?: x1-670029 --> <!--l. 180--><p class="indent" > </div><hr class="endfigure"> <!--l. 181--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-6900310"></a> + id="x1-6700310"></a> <!--l. 183--><p class="noindent" ><img @@ -2803,13 +2628,13 @@ src="figures/toptble.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 7.10: </span><span -class="content">Top toolbar with important tools marked</span></div><!--tex4ht:label?: x1-6900310 --> +class="content">Top toolbar with important tools marked</span></div><!--tex4ht:label?: x1-6700310 --> <!--l. 186--><p class="indent" > </div><hr class="endfigure"> <h5 class="subsubsectionHead"><a - id="x1-700007.2.1"></a>Top toolbar</h5> + id="x1-680007.2.1"></a>Top toolbar</h5> <!--l. 189--><p class="noindent" >Some of the important menu options in the top menu bar are shown in Fig. <a -href="#x1-6900310">7.10<!--tex4ht:ref: toptble --></a>. They are +href="#x1-6700310">7.10<!--tex4ht:ref: toptble --></a>. They are explained below: <dl class="compactenum"><dt class="compactenum"> 1. </dt><dd @@ -2836,9 +2661,9 @@ class="compactenum">Show active layer selections and select layer pair for route class="compactenum">Mode footprint: Manual/automatic move and place - Move and place modules</dd></dl> <!--l. 207--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">7.2.2 </span> <a - id="x1-710007.2.2"></a>Hotkeys</h4> + id="x1-690007.2.2"></a>Hotkeys</h4> <a - id="dx1-71001"></a> + id="dx1-69001"></a> <!--l. 209--><p class="noindent" >A list of hotkeys are given below: <dl class="compactenum"><dt class="compactenum"> 1. </dt><dd @@ -2882,9 +2707,9 @@ class="cmti-10x-x-109">Keys </span>from the option <span class="cmti-10x-x-109">Hotkeys</span>. <!--l. 227--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">7.2.3 </span> <a - id="x1-720007.2.3"></a>PCB design example using RC circuit</h4> + id="x1-700007.2.3"></a>PCB design example using RC circuit</h4> <a - id="dx1-72001"></a> + id="dx1-70001"></a> <!--l. 228--><p class="noindent" >Click on <span class="cmti-10x-x-109">Layout Editor </span>from the eSim toolbar. Click on <span class="cmti-10x-x-109">Read Netlist </span>tool from the top @@ -2897,14 +2722,14 @@ class="cmti-10x-x-109">Read Current</span> <span class="cmti-10x-x-109">Netlist </span>on the Netlist window. The message area in the Netlist window says that the RC_pcb.net has been read. The sequence of operations is shown in Fig. <a -href="#x1-7200411">7.11<!--tex4ht:ref: brnet --></a>. +href="#x1-7000411">7.11<!--tex4ht:ref: brnet --></a>. <a - id="dx1-72002"></a><a - id="dx1-72003"></a><hr class="figure"><div class="figure" + id="dx1-70002"></a><a + id="dx1-70003"></a><hr class="figure"><div class="figure" > <a - id="x1-7200411"></a> + id="x1-7000411"></a> <!--l. 239--><p class="noindent" ><img @@ -2913,16 +2738,16 @@ src="figures/rcpcb.png" alt="PIC" <br /> <div class="caption" ><span class="id">Figure 7.11: </span><span class="content">Importing netlist file to layout editor: 1. Browse netlist Files, 2. Choose -the RC_pcb.net file, 3. Read Netlist file, 4. Close</span></div><!--tex4ht:label?: x1-7200411 --> +the RC_pcb.net file, 3. Read Netlist file, 4. Close</span></div><!--tex4ht:label?: x1-7000411 --> <!--l. 243--><p class="indent" > </div><hr class="endfigure"> <!--l. 244--><p class="indent" > The footprint modules will now be imported to the top left hand corner of the layout editor window. This is shown in Fig. <a -href="#x1-7200512">7.12<!--tex4ht:ref: netlisttop --></a>. <hr class="figure"><div class="figure" +href="#x1-7000512">7.12<!--tex4ht:ref: netlisttop --></a>. <hr class="figure"><div class="figure" > <a - id="x1-7200512"></a> + id="x1-7000512"></a> <!--l. 248--><p class="noindent" ><img @@ -2930,18 +2755,18 @@ src="figures/netlisttop.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 7.12: </span><span -class="content">Footprint modules imported to top left corner of layout editor window</span></div><!--tex4ht:label?: x1-7200512 --> +class="content">Footprint modules imported to top left corner of layout editor window</span></div><!--tex4ht:label?: x1-7000512 --> <!--l. 251--><p class="indent" > </div><hr class="endfigure"> <!--l. 252--><p class="indent" > Zoom in to the top left corner by pressing the key <span class="cmtt-10x-x-109">F1 </span>or using the scroll button of the mouse. The zoomed in version of the imported netlist is shown in Fig. <a -href="#x1-7200613">7.13<!--tex4ht:ref: zoom --></a>. +href="#x1-7000613">7.13<!--tex4ht:ref: zoom --></a>. <!--l. 256--><p class="indent" > Let us now place this in the center of the layout editor window. <hr class="figure"><div class="figure" > <a - id="x1-7200613"></a> + id="x1-7000613"></a> <!--l. 260--><p class="noindent" ><img @@ -2949,7 +2774,7 @@ src="figures/zoom.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 7.13: </span><span -class="content">Zoomed in version of the imported netlist</span></div><!--tex4ht:label?: x1-7200613 --> +class="content">Zoomed in version of the imported netlist</span></div><!--tex4ht:label?: x1-7000613 --> <!--l. 263--><p class="indent" > </div><hr class="endfigure"> <!--l. 264--><p class="indent" > Click on <span @@ -2959,16 +2784,16 @@ class="cmti-10x-x-109">Glob</span> <span class="cmti-10x-x-109">move and place</span>. Choose <span class="cmti-10x-x-109">move all modules</span>. The sequence of operations is shown in Fig. <a -href="#x1-7200714">7.14<!--tex4ht:ref: movep --></a>. +href="#x1-7000714">7.14<!--tex4ht:ref: movep --></a>. Click on <span class="cmti-10x-x-109">Yes </span>on the confirmation window to move the modules. Zoom in using the F1 key. The current placement of components after zooming in is shown in Fig. <a -href="#x1-72008r1">7.15a<!--tex4ht:ref: curplace --></a>. +href="#x1-70008r1">7.15a<!--tex4ht:ref: curplace --></a>. <hr class="figure"><div class="figure" > <a - id="x1-7200714"></a> + id="x1-7000714"></a> <!--l. 273--><p class="noindent" ><img @@ -2983,17 +2808,17 @@ editor and right click on it 3. Choose <span class="cmti-10x-x-109">Glob Move and Place </span>and then choose <span class="cmti-10x-x-109">Move All</span> <span -class="cmti-10x-x-109">Modules.</span></span></div><!--tex4ht:label?: x1-7200714 --> +class="cmti-10x-x-109">Modules.</span></span></div><!--tex4ht:label?: x1-7000714 --> <!--l. 280--><p class="indent" > </div><hr class="endfigure"> <!--l. 287--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-7201015"></a> + id="x1-7001015"></a> <a - id="x1-72008r1"></a> + id="x1-70008r1"></a> <!--l. 291--><p class="noindent" > <img src="figures/curplace.png" alt="PIC" > @@ -3027,7 +2852,7 @@ class="cmr-9">of the</span> class="cmr-9">layout</span> <span class="cmr-9">editor</span> <a - id="x1-72009r2"></a> <img + id="x1-70009r2"></a> <img src="figures/fplace.png" alt="PIC" > <span @@ -3052,31 +2877,31 @@ class="cmr-9">moving</span> class="cmr-9">P1</span> <br /> <div class="caption" ><span class="id">Figure 7.15: </span><span -class="content">Different stages of placement of modules on PCB</span></div><!--tex4ht:label?: x1-7201015 --> +class="content">Different stages of placement of modules on PCB</span></div><!--tex4ht:label?: x1-7001015 --> <!--l. 296--><p class="indent" > </div><hr class="endfigure"> <!--l. 297--><p class="indent" > We need to arrange the modules properly to lay tracks. Rotate the connector P1 by placing the cursor on top of P1 and pressing R. Move it by placing the cursor on top of it and pressing M. The final placement is shown in Fig. <a -href="#x1-72009r2">7.15b<!--tex4ht:ref: fplace --></a>. <a - id="dx1-72011"></a> +href="#x1-70009r2">7.15b<!--tex4ht:ref: fplace --></a>. <a + id="dx1-70011"></a> <!--l. 303--><p class="indent" > Let us now lay the tracks. Let us first change the track width. Click on <span class="cmti-10x-x-109">Design rules </span>from the top menu bar. Click on <span class="cmti-10x-x-109">Design rules</span>. This is shown in Fig. <a -href="#x1-7201416">7.16<!--tex4ht:ref: drules --></a>. The <span +href="#x1-7001416">7.16<!--tex4ht:ref: drules --></a>. The <span class="cmti-10x-x-109">Design Rules Editor</span> window opens up. Here one can edit the various design rules. Double click on the track width field to edit it. Type 0.8 and press <span class="cmtt-10x-x-109">Enter</span>. Click on OK. Fig. <a -href="#x1-7201517">7.17<!--tex4ht:ref: druleedit --></a> shows the sequence of +href="#x1-7001517">7.17<!--tex4ht:ref: druleedit --></a> shows the sequence of operations. <a - id="dx1-72012"></a><a - id="dx1-72013"></a> <hr class="figure"><div class="figure" + id="dx1-70012"></a><a + id="dx1-70013"></a> <hr class="figure"><div class="figure" > <a - id="x1-7201416"></a> + id="x1-7001416"></a> <!--l. 313--><p class="noindent" ><img @@ -3086,14 +2911,14 @@ src="figures/drules.png" alt="PIC" ><span class="id">Figure 7.16: </span><span class="content">Choose <span class="cmti-10x-x-109">Design Rules </span>from the top menu bar and <span -class="cmti-10x-x-109">Design Rules </span>again</span></div><!--tex4ht:label?: x1-7201416 --> +class="cmti-10x-x-109">Design Rules </span>again</span></div><!--tex4ht:label?: x1-7001416 --> <!--l. 317--><p class="indent" > </div><hr class="endfigure"> <!--l. 318--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-7201517"></a> + id="x1-7001517"></a> <!--l. 320--><p class="noindent" ><img @@ -3104,18 +2929,18 @@ src="figures/druleedit.png" alt="PIC" class="content">Changing the track width: 1. Double click on <span class="cmti-10x-x-109">Track Width </span>field and type 0.8, 2. Click on <span -class="cmti-10x-x-109">OK</span></span></div><!--tex4ht:label?: x1-7201517 --> +class="cmti-10x-x-109">OK</span></span></div><!--tex4ht:label?: x1-7001517 --> <!--l. 324--><p class="indent" > </div><hr class="endfigure"> <!--l. 326--><p class="indent" > Click on <span class="cmti-10x-x-109">Back </span>from the <span class="cmti-10x-x-109">Layer </span>options as shown in Fig. <a -href="#x1-7201718">7.18<!--tex4ht:ref: layer --></a>. <a - id="dx1-72016"></a><hr class="figure"><div class="figure" +href="#x1-7001718">7.18<!--tex4ht:ref: layer --></a>. <a + id="dx1-70016"></a><hr class="figure"><div class="figure" > <a - id="x1-7201718"></a> + id="x1-7001718"></a> <!--l. 330--><p class="noindent" ><img @@ -3124,22 +2949,22 @@ src="figures/layer.png" alt="PIC" <br /> <div class="caption" ><span class="id">Figure 7.18: </span><span class="content">Choosing the copper layer <span -class="cmti-10x-x-109">Back</span></span></div><!--tex4ht:label?: x1-7201718 --> +class="cmti-10x-x-109">Back</span></span></div><!--tex4ht:label?: x1-7001718 --> <!--l. 333--><p class="indent" > </div><hr class="endfigure"> <!--l. 334--><p class="indent" > Let us now start laying the tracks. Place the cursor above the left terminal of R1 in the layout editor window. Press the key <span class="cmtt-10x-x-109">x</span>. Move the cursor down and double click on the left terminal of C1. A track is formed. This is shown in Fig. <a -href="#x1-72018r1">7.19a<!--tex4ht:ref: track1 --></a>. +href="#x1-70018r1">7.19a<!--tex4ht:ref: track1 --></a>. <hr class="figure"><div class="figure" > <a - id="x1-7202119"></a> + id="x1-7002119"></a> <a - id="x1-72018r1"></a> + id="x1-70018r1"></a> <!--l. 342--><p class="noindent" > <img src="figures/track1.png" alt="PIC" > @@ -3157,7 +2982,7 @@ class="cmr-9">resistor</span> class="cmr-9">and</span> <span class="cmr-9">capacitor</span> <a - id="x1-72019r2"></a> <img + id="x1-70019r2"></a> <img src="figures/track2.png" alt="PIC" > <span @@ -3174,7 +2999,7 @@ class="cmr-9">capacitor</span> class="cmr-9">and</span> <span class="cmr-9">connector</span> <a - id="x1-72020r3"></a> <img + id="x1-70020r3"></a> <img src="figures/track3.png" alt="PIC" > <span @@ -3193,16 +3018,16 @@ class="cmr-9">and</span> class="cmr-9">resistor</span> <br /> <div class="caption" ><span class="id">Figure 7.19: </span><span -class="content">Different stages of laying tracks during PCB design</span></div><!--tex4ht:label?: x1-7202119 --> +class="content">Different stages of laying tracks during PCB design</span></div><!--tex4ht:label?: x1-7002119 --> <!--l. 350--><p class="indent" > </div><hr class="endfigure"> <!--l. 351--><p class="indent" > Similarly lay the track between capacitor C1 and connector P1 as shown in Fig. <a -href="#x1-72019r2">7.19b<!--tex4ht:ref: track2 --></a>. The last track needs to be laid at an angle. To do so, place the cursor +href="#x1-70019r2">7.19b<!--tex4ht:ref: track2 --></a>. The last track needs to be laid at an angle. To do so, place the cursor above the second terminal of R1. Press the key x and move the cursor diagonally down. Double click on the other terminal of the connector. The track will be laid as shown in Fig. <a -href="#x1-72020r3">7.19c<!--tex4ht:ref: track3 --></a>. All tracks are now laid. The next step is to create PCB +href="#x1-70020r3">7.19c<!--tex4ht:ref: track3 --></a>. All tracks are now laid. The next step is to create PCB edges. <!--l. 359--><p class="indent" > Choose <span class="cmti-10x-x-109">PCB</span><span @@ -3211,13 +3036,13 @@ class="cmti-10x-x-109">Layer </span>options to add edges. Click on <span class="cmti-10x-x-109">Add graphic line or</span> <span class="cmti-10x-x-109">polygon </span>from the toolbar on the left. Fig. <a -href="#x1-7202320">7.20<!--tex4ht:ref: pcbedges --></a> shows the sequence of operations. Let us now +href="#x1-7002320">7.20<!--tex4ht:ref: pcbedges --></a> shows the sequence of operations. Let us now start drawing edges for PCB. <a - id="dx1-72022"></a><hr class="figure"><div class="figure" + id="dx1-70022"></a><hr class="figure"><div class="figure" > <a - id="x1-7202320"></a> + id="x1-7002320"></a> <!--l. 366--><p class="noindent" ><img @@ -3230,17 +3055,17 @@ class="cmti-10x-x-109">PCB</span><span class="cmti-10x-x-109">_Edges </span>from <span class="cmti-10x-x-109">Layer </span>options 2. Choose <span -class="cmti-10x-x-109">Add graphic line or polygon </span>from left toolbar</span></div><!--tex4ht:label?: x1-7202320 --> +class="cmti-10x-x-109">Add graphic line or polygon </span>from left toolbar</span></div><!--tex4ht:label?: x1-7002320 --> <!--l. 371--><p class="indent" > </div><hr class="endfigure"> <!--l. 372--><p class="indent" > Click to the left of the layout. Move cursor horizontally to the right. Click once to change orientation. Move cursor vertically down. Draw the edges as shown in Fig. <a -href="#x1-7202421">7.21<!--tex4ht:ref: pcbed --></a>. Double click +href="#x1-7002421">7.21<!--tex4ht:ref: pcbed --></a>. Double click to finish drawing the edges. <hr class="figure"><div class="figure" > <a - id="x1-7202421"></a> + id="x1-7002421"></a> <!--l. 378--><p class="noindent" ><img @@ -3248,7 +3073,7 @@ src="figures/pcbed.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 7.21: </span><span -class="content">PCB edges drawn</span></div><!--tex4ht:label?: x1-7202421 --> +class="content">PCB edges drawn</span></div><!--tex4ht:label?: x1-7002421 --> <!--l. 381--><p class="indent" > </div><hr class="endfigure"> <!--l. 383--><p class="indent" > Click on <span @@ -3260,13 +3085,13 @@ class="cmtt-10x-x-109">Error</span> <span class="cmtt-10x-x-109">messages </span>tab. Click on <span class="cmti-10x-x-109">OK </span>to close DRC control window. Fig. <a -href="#x1-7202622">7.22<!--tex4ht:ref: drc --></a> shows the sequence of +href="#x1-7002622">7.22<!--tex4ht:ref: drc --></a> shows the sequence of operations. <a - id="dx1-72025"></a><hr class="figure"><div class="figure" + id="dx1-70025"></a><hr class="figure"><div class="figure" > <a - id="x1-7202622"></a> + id="x1-7002622"></a> <!--l. 391--><p class="noindent" ><img @@ -3276,7 +3101,7 @@ src="figures/drc.png" alt="PIC" ><span class="id">Figure 7.22: </span><span class="content">Performing design rules check: 1. Click on <span class="cmti-10x-x-109">Start DRC</span>, 2. Click on <span -class="cmti-10x-x-109">Ok</span></span></div><!--tex4ht:label?: x1-7202622 --> +class="cmti-10x-x-109">Ok</span></span></div><!--tex4ht:label?: x1-7002622 --> <!--l. 395--><p class="indent" > </div><hr class="endfigure"> <!--l. 396--><p class="indent" > Click on <span @@ -3285,7 +3110,7 @@ class="cmti-10x-x-109">Save board </span>on the top toolbar. class="cmti-10x-x-109">File </span>from the top menu bar. Click on <span class="cmti-10x-x-109">Plot</span>. This is shown in Fig. <a -href="#x1-7202823">7.23<!--tex4ht:ref: plot --></a>. The plot window opens up. One can choose which layers to plot by +href="#x1-7002823">7.23<!--tex4ht:ref: plot --></a>. The plot window opens up. One can choose which layers to plot by selecting/deselecting them from the <span class="cmtt-10x-x-109">Layers </span>pane on the left side. One can also choose the format used to plot them. Choose <span @@ -3295,13 +3120,13 @@ be chosen in this window. Click on <span class="cmti-10x-x-109">Plot</span>. The message window shows the location in which the Gerber files are created. Click on <span class="cmti-10x-x-109">Close</span>. This is shown in Fig. <a -href="#x1-7202924">7.24<!--tex4ht:ref: plot2 --></a>. +href="#x1-7002924">7.24<!--tex4ht:ref: plot2 --></a>. <a - id="dx1-72027"></a><hr class="figure"><div class="figure" + id="dx1-70027"></a><hr class="figure"><div class="figure" > <a - id="x1-7202823"></a> + id="x1-7002823"></a> <!--l. 411--><p class="noindent" ><img @@ -3311,14 +3136,14 @@ src="figures/plot.png" alt="PIC" ><span class="id">Figure 7.23: </span><span class="content">Choosing <span class="cmti-10x-x-109">Plot </span>from the <span -class="cmti-10x-x-109">File </span>menu</span></div><!--tex4ht:label?: x1-7202823 --> +class="cmti-10x-x-109">File </span>menu</span></div><!--tex4ht:label?: x1-7002823 --> <!--l. 414--><p class="indent" > </div><hr class="endfigure"> <!--l. 415--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-7202924"></a> + id="x1-7002924"></a> <!--l. 417--><p class="noindent" ><img @@ -3330,17 +3155,17 @@ class="content">Creating Gerber files: 1. Choose <span class="cmti-10x-x-109">Gerber </span>as the plot format, 2. Click on <span class="cmti-10x-x-109">Plot</span>. Message window shows location in which Gerber files are created, 3. Click on <span -class="cmti-10x-x-109">Close</span></span></div><!--tex4ht:label?: x1-7202924 --> +class="cmti-10x-x-109">Close</span></span></div><!--tex4ht:label?: x1-7002924 --> <!--l. 422--><p class="indent" > </div><hr class="endfigure"> -<!--l. 423--><p class="indent" > The PCB design of RC circuit is now complete. To know more about Pcbnew, refer to <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span> -or <span class="cite"> [<span -class="cmbx-10x-x-109">?</span>]</span>. +<!--l. 423--><p class="indent" > The PCB design of RC circuit is now complete. To know more about Pcbnew, refer to +<span class="cite"> [<a +href="#Xkicad">15</a>]</span> or <span class="cite"> [<a +href="#Xkicad2">16</a>]</span>. <h2 class="chapterHead"><span class="titlemark">Chapter 8</span><br /><a - id="x1-730008"></a>Model Editor</h2> -<!--l. 3--><p class="noindent" >Spice based simulators include a feature which allows accurate modeling of semiconductor + id="x1-710008"></a>Model Editor</h2> +<!--l. 4--><p class="noindent" >Spice based simulators include a feature which allows accurate modeling of semiconductor devices such as diodes, transistors etc. eSim Model Builder provides a facility to define a new model for devices such as diodes, MOSFET, BJT, JFET, IGBT, Magnetic core etc. Model Builder in eSim lets the user enter the values of parameters depending on the type of device @@ -3349,140 +3174,140 @@ of the device. A newly created model can be exported to the model library and one can import it for different projects, whenever required. Model Builder also provides a facility to edit existing models. The GUI of the model editor is as shown in Fig. <a -href="#x1-730011">8.1<!--tex4ht:ref: modeleditor --></a> -<!--l. 14--><p class="indent" > <hr class="figure"><div class="figure" +href="#x1-710011">8.1<!--tex4ht:ref: modeleditor --></a> +<!--l. 15--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-730011"></a> + id="x1-710011"></a> -<!--l. 16--><p class="noindent" ><img +<!--l. 17--><p class="noindent" ><img src="figures/modeleditor.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 8.1: </span><span -class="content">Model Editor</span></div><!--tex4ht:label?: x1-730011 --> +class="content">Model Editor</span></div><!--tex4ht:label?: x1-710011 --> -<!--l. 19--><p class="indent" > </div><hr class="endfigure"> +<!--l. 20--><p class="indent" > </div><hr class="endfigure"> <h3 class="sectionHead"><span class="titlemark">8.1 </span> <a - id="x1-740008.1"></a>Creating New Model Library </h3> -<!--l. 23--><p class="noindent" >eSim lets used create new model libraries based on the template model libraries. on selecting + id="x1-720008.1"></a>Creating New Model Library </h3> +<!--l. 24--><p class="noindent" >eSim lets used create new model libraries based on the template model libraries. on selecting <span class="cmti-10x-x-109">New </span>button the window is popped to name the new library file. The library file has to be unique otherwise the error message appears on the window. -<!--l. 26--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 27--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-740012"></a> + id="x1-720012"></a> -<!--l. 28--><p class="noindent" ><img +<!--l. 29--><p class="noindent" ><img src="figures/modeleditor_new.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 8.2: </span><span -class="content">Creating New Model Library</span></div><!--tex4ht:label?: x1-740012 --> +class="content">Creating New Model Library</span></div><!--tex4ht:label?: x1-720012 --> -<!--l. 31--><p class="indent" > </div><hr class="endfigure"> -<!--l. 33--><p class="indent" > After the OK button is pressed the type of model library to be created is chosen by +<!--l. 32--><p class="indent" > </div><hr class="endfigure"> +<!--l. 34--><p class="indent" > After the OK button is pressed the type of model library to be created is chosen by selecting one of the types on the left hand side i.e. <span class="cmtt-10x-x-109">Diode, BJT, MOS, JFET, IGBT,</span> <span class="cmtt-10x-x-109">Magnetic Core</span>. The template model library is then opened in the tabular form. As shown in Fig. <a -href="#x1-740023">8.3<!--tex4ht:ref: modelnew --></a> -<!--l. 35--><p class="indent" > <hr class="figure"><div class="figure" +href="#x1-720023">8.3<!--tex4ht:ref: modelnew --></a> +<!--l. 36--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-740023"></a> + id="x1-720023"></a> -<!--l. 37--><p class="noindent" ><img +<!--l. 38--><p class="noindent" ><img src="figures/modelnew.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 8.3: </span><span -class="content">Choosing the Template Model Library </span></div><!--tex4ht:label?: x1-740023 --> +class="content">Choosing the Template Model Library </span></div><!--tex4ht:label?: x1-720023 --> -<!--l. 40--><p class="indent" > </div><hr class="endfigure"> -<!--l. 42--><p class="indent" > The new parameters can be added or a current parameters can be removed using <span +<!--l. 41--><p class="indent" > </div><hr class="endfigure"> +<!--l. 43--><p class="indent" > The new parameters can be added or a current parameters can be removed using <span class="cmti-10x-x-109">ADD</span> and <span class="cmti-10x-x-109">REMOVE </span>buttons. Also the values of parameters can be changed in the table. The adding and removing of the parameters in a library files is as shown in the Fig. <a -href="#x1-740034">8.4<!--tex4ht:ref: modeladd --></a> and +href="#x1-720034">8.4<!--tex4ht:ref: modeladd --></a> and Fig. <a -href="#x1-740045">8.5<!--tex4ht:ref: modelremove --></a> -<!--l. 44--><p class="indent" > <hr class="figure"><div class="figure" +href="#x1-720045">8.5<!--tex4ht:ref: modelremove --></a> +<!--l. 45--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-740034"></a> + id="x1-720034"></a> -<!--l. 46--><p class="noindent" ><img +<!--l. 47--><p class="noindent" ><img src="figures/modeladd.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 8.4: </span><span -class="content">Adding the Paramter in a Library </span></div><!--tex4ht:label?: x1-740034 --> +class="content">Adding the Parameter in a Library</span></div><!--tex4ht:label?: x1-720034 --> -<!--l. 49--><p class="indent" > </div><hr class="endfigure"> -<!--l. 51--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 50--><p class="indent" > </div><hr class="endfigure"> +<!--l. 52--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-740045"></a> + id="x1-720045"></a> -<!--l. 53--><p class="noindent" ><img +<!--l. 54--><p class="noindent" ><img src="figures/modelremove.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 8.5: </span><span -class="content">Removing a Parameter from a Library </span></div><!--tex4ht:label?: x1-740045 --> +class="content">Removing a Parameter from a Library </span></div><!--tex4ht:label?: x1-720045 --> -<!--l. 56--><p class="indent" > </div><hr class="endfigure"> -<!--l. 58--><p class="indent" > After the editing of the model library is done the file can be saved selecting the <span +<!--l. 57--><p class="indent" > </div><hr class="endfigure"> +<!--l. 59--><p class="indent" > After the editing of the model library is done the file can be saved selecting the <span class="cmti-10x-x-109">SAVE</span> button. These libraries are saved in the <span class="cmti-10x-x-109">Use Libraries </span>folder under <span class="cmti-10x-x-109">DecviceModelLibrary </span>folder in the project folder. <h3 class="sectionHead"><span class="titlemark">8.2 </span> <a - id="x1-750008.2"></a>Editing Current Model Library</h3> -<!--l. 61--><p class="noindent" >The current model library can be saved using <span + id="x1-730008.2"></a>Editing Current Model Library</h3> +<!--l. 62--><p class="noindent" >The current model library can be saved using <span class="cmti-10x-x-109">EDIT </span>option. On clicking the <span class="cmti-10x-x-109">EDIT </span>button the file dialog opens where all the library files are saved as shown in Fig. <a -href="#x1-750016">8.6<!--tex4ht:ref: modeledit --></a> -<!--l. 63--><p class="indent" > <hr class="figure"><div class="figure" +href="#x1-730016">8.6<!--tex4ht:ref: modeledit --></a> +<!--l. 64--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-750016"></a> + id="x1-730016"></a> -<!--l. 65--><p class="noindent" ><img +<!--l. 66--><p class="noindent" ><img src="figures/modeledit.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 8.6: </span><span -class="content">Editing Existing Model Library</span></div><!--tex4ht:label?: x1-750016 --> +class="content">Editing Existing Model Library</span></div><!--tex4ht:label?: x1-730016 --> -<!--l. 68--><p class="indent" > </div><hr class="endfigure"> -<!--l. 70--><p class="indent" > Further on clicking the <span +<!--l. 69--><p class="indent" > </div><hr class="endfigure"> +<!--l. 71--><p class="indent" > Further on clicking the <span class="cmti-10x-x-109">SAVE </span>button the edited model library is saved in the <span class="cmti-10x-x-109">Use</span> <span class="cmti-10x-x-109">Libraries </span>folder under <span class="cmti-10x-x-109">DecviceModelLibrary </span>folder in the project folder. <h3 class="sectionHead"><span class="titlemark">8.3 </span> <a - id="x1-760008.3"></a>Converting Library file to XML file</h3> -<!--l. 73--><p class="noindent" >eSim can not read the model library file in the .lib form. The file needs to be converted into + id="x1-740008.3"></a>Converting Library file to XML file</h3> +<!--l. 74--><p class="noindent" >eSim can not read the model library file in the .lib form. The file needs to be converted into XML so as to make it readable and editable in model editor. Any new netlist that user wants to use in the eSim need to be convertedinto xml before using it in a project. hence eSim provides us to upload the new netlist which converts in into xml. on clicking UPLOAD button @@ -3493,16 +3318,16 @@ folder with different name. <!--l. 1--><p class="indent" > <h2 class="chapterHead"><span class="titlemark">Chapter 9</span><br /><a - id="x1-770009"></a>Sub-Circuit Builder</h2> -<!--l. 3--><p class="noindent" >Subcircuit is a way to implement hierarchical modeling. Once a subcircuit for a compo- nent -is created, it can be used in other circuits. eSim provides an easy way to create a subcircuit. -Thw Following Fig. <a -href="#x1-770011">9.1<!--tex4ht:ref: subcircuit_mainwin --></a> shows the window that is opened when the Sub-CIrcuit tool is chosen -from the toolbar. <hr class="figure"><div class="figure" + id="x1-750009"></a>Sub-Circuit Builder</h2> Subcircuit is a way to implement hierarchical modeling. +Once a subcircuit for a compo- nent is created, it can be used in other circuits. +eSim provides an easy way to create a subcircuit. Thw Following Fig. <a +href="#x1-750011">9.1<!--tex4ht:ref: subcircuit_mainwin --></a> shows +the window that is opened when the Sub-CIrcuit tool is chosen from the toolbar. +<hr class="figure"><div class="figure" > <a - id="x1-770011"></a> + id="x1-750011"></a> <!--l. 8--><p class="noindent" ><img @@ -3510,20 +3335,20 @@ src="figures/subcircuit_window.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 9.1: </span><span -class="content">Sub circuit Window</span></div><!--tex4ht:label?: x1-770011 --> +class="content">Sub circuit Window</span></div><!--tex4ht:label?: x1-750011 --> -<!--l. 11--><p class="indent" > </div><hr class="endfigure"> +<!--l. 11--><p class="noindent" ></div><hr class="endfigure"> <h3 class="sectionHead"><span class="titlemark">9.1 </span> <a - id="x1-780009.1"></a>Creating a Sub-Circuit</h3> + id="x1-760009.1"></a>Creating a Sub-Circuit</h3> <!--l. 13--><p class="noindent" >Let us take an example of Half-adder circuit. To create a new sub circuit select the New Subcircuit Schematic.Fig. <a -href="#x1-780012">9.2<!--tex4ht:ref: halfadder --></a> shows the half-adder circuit and Fig. <a -href="#x1-780023">9.3<!--tex4ht:ref: block --></a> shows the block of the +href="#x1-760012">9.2<!--tex4ht:ref: halfadder --></a> shows the half-adder circuit and Fig. <a +href="#x1-760023">9.3<!--tex4ht:ref: block --></a> shows the block of the sub circuit included in the main circuit. <hr class="figure"><div class="figure" > <a - id="x1-780012"></a> + id="x1-760012"></a> <!--l. 16--><p class="noindent" ><img @@ -3531,7 +3356,7 @@ src="figures/half_adder.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 9.2: </span><span -class="content">Half-Adder Sub-circuit </span></div><!--tex4ht:label?: x1-780012 --> +class="content">Half-Adder Sub-circuit </span></div><!--tex4ht:label?: x1-760012 --> <!--l. 19--><p class="indent" > </div><hr class="endfigure"> <!--l. 20--><p class="indent" > NOTE: All the input and output of the sub circuits are connected to the port component. @@ -3539,7 +3364,7 @@ class="content">Half-Adder Sub-circuit </span></div><!--tex4ht:label?: x1-780012 > <a - id="x1-780023"></a> + id="x1-760023"></a> <!--l. 23--><p class="noindent" ><img @@ -3547,7 +3372,7 @@ src="figures/halfadderblock.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure 9.3: </span><span -class="content">Half-Adder Sub-circuit Block </span></div><!--tex4ht:label?: x1-780023 --> +class="content">Half-Adder Sub-circuit Block </span></div><!--tex4ht:label?: x1-760023 --> <!--l. 26--><p class="indent" > </div><hr class="endfigure"> <!--l. 27--><p class="indent" > After creating the schematic kicad netlist is generated as explained in section and convert @@ -3558,17 +3383,17 @@ Also the respective input and output ports can be checked by reading the .sub file. <a - id="x1-78003r151"></a> + id="x1-76003r147"></a> <h2 class="appendixHead"><span class="titlemark">Appendix A</span><br /><a - id="x1-79000A"></a>Solved Examples</h2> + id="x1-77000A"></a>Solved Examples</h2> <h3 class="sectionHead"><span class="titlemark">A.1 </span> <a - id="x1-80000A.1"></a>Solved Examples</h3> + id="x1-78000A.1"></a>Solved Examples</h3> <!--l. 7--><p class="noindent" > <h4 class="subsectionHead"><span class="titlemark">A.1.1 </span> <a - id="x1-81000A.1.1"></a>Basic RC Circuit</h4> + id="x1-79000A.1.1"></a>Basic RC Circuit</h4> <!--l. 8--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-82000A.1.1"></a>Problem Statement-</h5> + id="x1-80000A.1.1"></a>Problem Statement-</h5> <!--l. 8--><p class="noindent" >Plot the Input and Output Waveform of RC ckt where the input voltage (Vs) is 50Hz, 3V peak to peak. Value for Resistor (R) and Capacitor(C) is 1<span class="cmmi-10x-x-109">k </span>and 1<span @@ -3576,35 +3401,34 @@ class="cmmi-10x-x-109">uf</span> respectively. <!--l. 10--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-83000A.1.1"></a>Solution-</h5> + id="x1-81000A.1.1"></a>Solution-</h5> <!--l. 11--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. A.1a using the schematic editor. Annotate the schematic using the Annotate tool from the top toolbar in Schematic editor. Perform Electric Rules check using the Perform electric rules check tool from the top toolbar. Ensure that there are no errors in the circuit schematic. Now generate Spice netlist for simulation using the Generate Netlist tool from the top toolbar. This is shown Fig. <a -href="#x1-830011">A.1<!--tex4ht:ref: rc_schematic --></a>. +href="#x1-810011">A.1<!--tex4ht:ref: rc_schematic --></a>. <!--l. 18--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to Ngspice. Then Fill the Analysis tab with Transisent option selected as given in Fig. <a -href="#x1-830022">A.2<!--tex4ht:ref: rc_netlistgeneration --></a>. +href="#x1-810022">A.2<!--tex4ht:ref: rc_netlistgeneration --></a>. Enter start time = 0<span class="cmmi-10x-x-109">ms</span>, step time = 1<span class="cmmi-10x-x-109">ms</span>, stop time = 100<span class="cmmi-10x-x-109">ms</span>. <!--l. 22--><p class="indent" > Now Click on Sources Details Tab to Enter Sine Source Values as shown in Fig. <a -href="#x1-830044">A.4<!--tex4ht:ref: rc_sourcedetailstab --></a>. +href="#x1-810044">A.4<!--tex4ht:ref: rc_sourcedetailstab --></a>. <!--l. 24--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (rc.cir.out) <!--l. 26--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a -href="#x1-830055">A.5<!--tex4ht:ref: rc_ngspiceplot --></a> +href="#x1-810055">A.5<!--tex4ht:ref: rc_ngspiceplot --></a> And Fig. <a -href="#x1-830066">A.6<!--tex4ht:ref: rc_pythonplot --></a>. - +href="#x1-810066">A.6<!--tex4ht:ref: rc_pythonplot --></a>. <!--l. 28--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-830011"></a> + id="x1-810011"></a> <!--l. 30--><p class="noindent" ><img @@ -3612,14 +3436,14 @@ src="figures/rc_schematic.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.1: </span><span -class="content">Schematic of RC circuit</span></div><!--tex4ht:label?: x1-830011 --> +class="content">Schematic of RC circuit</span></div><!--tex4ht:label?: x1-810011 --> <!--l. 33--><p class="indent" > </div><hr class="endfigure"> <!--l. 35--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-830022"></a> + id="x1-810022"></a> <!--l. 37--><p class="noindent" ><img @@ -3627,14 +3451,14 @@ src="figures/rc_netlistgeneration.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.2: </span><span -class="content">RC circuit Netlist Generation</span></div><!--tex4ht:label?: x1-830022 --> +class="content">RC circuit Netlist Generation</span></div><!--tex4ht:label?: x1-810022 --> <!--l. 40--><p class="indent" > </div><hr class="endfigure"> <!--l. 42--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-830033"></a> + id="x1-810033"></a> <!--l. 44--><p class="noindent" ><img @@ -3642,14 +3466,14 @@ src="figures/rc_analysistab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.3: </span><span -class="content">RC Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-830033 --> +class="content">RC Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-810033 --> <!--l. 47--><p class="indent" > </div><hr class="endfigure"> <!--l. 49--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-830044"></a> + id="x1-810044"></a> <!--l. 51--><p class="noindent" ><img @@ -3657,14 +3481,14 @@ src="figures/rc_sourcedetailstab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.4: </span><span -class="content">RC Source Details</span></div><!--tex4ht:label?: x1-830044 --> +class="content">RC Source Details</span></div><!--tex4ht:label?: x1-810044 --> <!--l. 54--><p class="indent" > </div><hr class="endfigure"> <!--l. 56--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-830055"></a> + id="x1-810055"></a> <!--l. 58--><p class="noindent" ><img @@ -3672,14 +3496,14 @@ src="figures/rc_ngspiceplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.5: </span><span -class="content">Ngspice Plot of RC circuit</span></div><!--tex4ht:label?: x1-830055 --> +class="content">Ngspice Plot of RC circuit</span></div><!--tex4ht:label?: x1-810055 --> <!--l. 61--><p class="indent" > </div><hr class="endfigure"> <!--l. 63--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-830066"></a> + id="x1-810066"></a> <!--l. 65--><p class="noindent" ><img @@ -3687,193 +3511,193 @@ src="figures/rc_pythonplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.6: </span><span -class="content">Python Plot of RC Circuit</span></div><!--tex4ht:label?: x1-830066 --> +class="content">Python Plot of RC Circuit</span></div><!--tex4ht:label?: x1-810066 --> <!--l. 68--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">A.1.2 </span> <a - id="x1-84000A.1.2"></a>Half Wave Rectifier</h4> -<!--l. 74--><p class="noindent" > + id="x1-82000A.1.2"></a>Half Wave Rectifier</h4> +<!--l. 72--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-85000A.1.2"></a>Problem Statement-</h5> -<!--l. 74--><p class="noindent" >Plot the Input and Output Waveform of Half Wave Rectifier ckt where the input voltage (Vs) + id="x1-83000A.1.2"></a>Problem Statement-</h5> +<!--l. 72--><p class="noindent" >Plot the Input and Output Waveform of Half Wave Rectifier ckt where the input voltage (Vs) is 50Hz, 2V peak to peak. Value for Resistor (R) is 1k respectively -<!--l. 76--><p class="noindent" > + +<!--l. 75--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-86000A.1.2"></a>Solution-</h5> -<!--l. 77--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. <a -href="#x1-860017">A.7<!--tex4ht:ref: hwr_schematic --></a> using the schematic editor. + id="x1-84000A.1.2"></a>Solution-</h5> +<!--l. 76--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. <a +href="#x1-840017">A.7<!--tex4ht:ref: hwr_schematic --></a> using the schematic editor. Annotate the schematic using the Annotate tool from the top toolbar in Schematic editor. Perform Electric Rules check using the Perform electric rules check tool from the top toolbar. Ensure that there are no errors in the circuit schematic. Now generate Spice netlist for simulation using the Generate Netlist tool from the top toolbar. This is shown in Fig. <a -href="#x1-860028">A.8<!--tex4ht:ref: hwr_netlistgeneration --></a>. -<!--l. 84--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to +href="#x1-840028">A.8<!--tex4ht:ref: hwr_netlistgeneration --></a>. +<!--l. 83--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to Ngspice. Then Fill the Analysis tab with Transisent option selected as given in Fig. <a -href="#x1-860039">A.9<!--tex4ht:ref: hwr_analysistab --></a>. +href="#x1-840039">A.9<!--tex4ht:ref: hwr_analysistab --></a>. Enter start time = 0<span class="cmmi-10x-x-109">ms</span>, step time = 1<span class="cmmi-10x-x-109">ms</span>, stop time = 100<span class="cmmi-10x-x-109">ms</span>. Now Click on Sources Details Tab to Enter Sine Source Values as shown in Fig. <a -href="#x1-8600410">A.10<!--tex4ht:ref: hwr_sourcedetailstab --></a>. Now Click on Device Model Tab to +href="#x1-8400410">A.10<!--tex4ht:ref: hwr_sourcedetailstab --></a>. Now Click on Device Model Tab to ADD Diode model to the circuit shown in Fig. <a -href="#x1-8600511">A.11<!--tex4ht:ref: hwr_devicemodelingtab --></a>. (Note Details about Device Model is +href="#x1-8400511">A.11<!--tex4ht:ref: hwr_devicemodelingtab --></a>. (Note Details about Device Model is expained in earlier chapter Model Builder.) -<!--l. 91--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (Halfwave-Rectifier.cir.out) -<!--l. 93--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a -href="#x1-8600612">A.12<!--tex4ht:ref: hwr_ngspiceplot --></a> +<!--l. 90--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (Halfwave-Rectifier.cir.out) +<!--l. 92--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a +href="#x1-8400612">A.12<!--tex4ht:ref: hwr_ngspiceplot --></a> And Fig. <a -href="#x1-8600713">A.13<!--tex4ht:ref: hwr_pythonplot --></a> - -<!--l. 95--><p class="indent" > <hr class="figure"><div class="figure" +href="#x1-8400713">A.13<!--tex4ht:ref: hwr_pythonplot --></a> +<!--l. 94--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-860017"></a> + id="x1-840017"></a> -<!--l. 97--><p class="noindent" ><img +<!--l. 96--><p class="noindent" ><img src="figures/hwr_schematic.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.7: </span><span -class="content">Schematic of Halfwave Rectifier circuit</span></div><!--tex4ht:label?: x1-860017 --> +class="content">Schematic of Halfwave Rectifier circuit</span></div><!--tex4ht:label?: x1-840017 --> -<!--l. 100--><p class="indent" > </div><hr class="endfigure"> -<!--l. 102--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 99--><p class="indent" > </div><hr class="endfigure"> +<!--l. 101--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-860028"></a> + id="x1-840028"></a> -<!--l. 104--><p class="noindent" ><img +<!--l. 103--><p class="noindent" ><img src="figures/hwr_netlistgeneration.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.8: </span><span -class="content">Halfwave Rectifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-860028 --> +class="content">Halfwave Rectifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-840028 --> -<!--l. 107--><p class="indent" > </div><hr class="endfigure"> -<!--l. 109--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 106--><p class="indent" > </div><hr class="endfigure"> +<!--l. 108--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-860039"></a> + id="x1-840039"></a> -<!--l. 111--><p class="noindent" ><img +<!--l. 110--><p class="noindent" ><img src="figures/hwr_analysistab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.9: </span><span -class="content">Halfwave Rectifier Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-860039 --> +class="content">Halfwave Rectifier Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-840039 --> -<!--l. 114--><p class="indent" > </div><hr class="endfigure"> -<!--l. 116--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 113--><p class="indent" > </div><hr class="endfigure"> +<!--l. 115--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8600410"></a> + id="x1-8400410"></a> -<!--l. 118--><p class="noindent" ><img +<!--l. 117--><p class="noindent" ><img src="figures/hwr_sourcedetailstab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.10: </span><span -class="content">Halfwave Rectifier Source Details</span></div><!--tex4ht:label?: x1-8600410 --> +class="content">Halfwave Rectifier Source Details</span></div><!--tex4ht:label?: x1-8400410 --> -<!--l. 121--><p class="indent" > </div><hr class="endfigure"> -<!--l. 123--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 120--><p class="indent" > </div><hr class="endfigure"> +<!--l. 122--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8600511"></a> + id="x1-8400511"></a> -<!--l. 125--><p class="noindent" ><img +<!--l. 124--><p class="noindent" ><img src="figures/hwr_devicemodelingtab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.11: </span><span -class="content">Device Modeling of Halfwave Rectifier circuit</span></div><!--tex4ht:label?: x1-8600511 --> +class="content">Device Modeling of Halfwave Rectifier circuit</span></div><!--tex4ht:label?: x1-8400511 --> -<!--l. 128--><p class="indent" > </div><hr class="endfigure"> -<!--l. 130--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 127--><p class="indent" > </div><hr class="endfigure"> +<!--l. 129--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8600612"></a> + id="x1-8400612"></a> -<!--l. 132--><p class="noindent" ><img +<!--l. 131--><p class="noindent" ><img src="figures/hwr_ngspiceplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.12: </span><span -class="content">Ngspice Plot of Halfwave Rectifier circuit</span></div><!--tex4ht:label?: x1-8600612 --> +class="content">Ngspice Plot of Halfwave Rectifier circuit</span></div><!--tex4ht:label?: x1-8400612 --> -<!--l. 135--><p class="indent" > </div><hr class="endfigure"> -<!--l. 137--><p class="indent" > <hr class="figure"><div class="figure" +<!--l. 134--><p class="indent" > </div><hr class="endfigure"> +<!--l. 136--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8600713"></a> + id="x1-8400713"></a> -<!--l. 139--><p class="noindent" ><img +<!--l. 138--><p class="noindent" ><img src="figures/hwr_pythonplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.13: </span><span -class="content">Python Plot of Halfwave Rectifier Circuit</span></div><!--tex4ht:label?: x1-8600713 --> +class="content">Python Plot of Halfwave Rectifier Circuit</span></div><!--tex4ht:label?: x1-8400713 --> + +<!--l. 141--><p class="indent" > </div><hr class="endfigure"> -<!--l. 142--><p class="indent" > </div><hr class="endfigure"> <h4 class="subsectionHead"><span class="titlemark">A.1.3 </span> <a - id="x1-87000A.1.3"></a>Inverting Amplifier</h4> + id="x1-85000A.1.3"></a>Inverting Amplifier</h4> <!--l. 147--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-88000A.1.3"></a>Problem Statement-</h5> + id="x1-86000A.1.3"></a>Problem Statement-</h5> <!--l. 148--><p class="noindent" >Plot the Input and Output Waveform of Inverting Amplifier ckt where the input voltage (Vs) is 50<span class="cmmi-10x-x-109">Hz</span>, 2<span class="cmmi-10x-x-109">V </span>peak to peak and gain is 2. <h5 class="subsubsectionHead"><a - id="x1-89000A.1.3"></a>Solution-</h5> + id="x1-87000A.1.3"></a>Solution-</h5> <!--l. 150--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. <a -href="#x1-8900114">A.14<!--tex4ht:ref: ia_schematic --></a>. using the schematic editor. +href="#x1-8700114">A.14<!--tex4ht:ref: ia_schematic --></a>. using the schematic editor. Annotate the schematic using the Annotate tool from the top toolbar in Schematic editor. Perform Electric Rules check using the Perform electric rules check tool from the top toolbar. Ensure that there are no errors in the circuit schematic. Now generate Spice netlist for simulation using the Generate Netlist tool from the top toolbar. This is shown in Fig. <a -href="#x1-8900215">A.15<!--tex4ht:ref: ia_netlistgeneration --></a>. +href="#x1-8700215">A.15<!--tex4ht:ref: ia_netlistgeneration --></a>. <!--l. 157--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to Ngspice. Then Fill the Analysis tab with Transisent option selected as given in Fig. <a -href="#x1-8900316">A.16<!--tex4ht:ref: ia_analysistab --></a>. Enter start time = 0<span +href="#x1-8700316">A.16<!--tex4ht:ref: ia_analysistab --></a>. Enter start time = 0<span class="cmmi-10x-x-109">ms</span>, step time = 1<span class="cmmi-10x-x-109">ms</span>, stop time = 100<span class="cmmi-10x-x-109">ms</span>. Now Click on Sources Details Tab to Enter Sine Source Values as shown in Fig. <a -href="#x1-8900417">A.17<!--tex4ht:ref: ia_sourcedetailstab --></a>. +href="#x1-8700417">A.17<!--tex4ht:ref: ia_sourcedetailstab --></a>. Now Click on Subciruits Tab to ADD UA741 Subcircut to the circuit shown in Fig. <a -href="#x1-8900518">A.18<!--tex4ht:ref: ia_subcircuitstab --></a> (Note Details about Subcircuit is expained in earlier chapter Subcircuit +href="#x1-8700518">A.18<!--tex4ht:ref: ia_subcircuitstab --></a> (Note Details about Subcircuit is expained in earlier chapter Subcircuit Builder.) <!--l. 164--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (Inverting-Amplifier.cir.out) <!--l. 166--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a -href="#x1-8900720">A.20<!--tex4ht:ref: ia_pythonplot --></a> +href="#x1-8700720">A.20<!--tex4ht:ref: ia_pythonplot --></a> and Fig. <a -href="#x1-8900619">A.19<!--tex4ht:ref: ia_ngspiceplot --></a>. - +href="#x1-8700619">A.19<!--tex4ht:ref: ia_ngspiceplot --></a>. <!--l. 168--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8900114"></a> + id="x1-8700114"></a> <!--l. 170--><p class="noindent" ><img @@ -3881,14 +3705,14 @@ src="figures/ia_schematic.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.14: </span><span -class="content">Schematic of Inverting Amplifier circuit</span></div><!--tex4ht:label?: x1-8900114 --> +class="content">Schematic of Inverting Amplifier circuit</span></div><!--tex4ht:label?: x1-8700114 --> <!--l. 173--><p class="indent" > </div><hr class="endfigure"> <!--l. 175--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8900215"></a> + id="x1-8700215"></a> <!--l. 177--><p class="noindent" ><img @@ -3896,14 +3720,14 @@ src="figures/ia_netlistgeneration.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.15: </span><span -class="content">Inverting Amplifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-8900215 --> +class="content">Inverting Amplifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-8700215 --> <!--l. 180--><p class="indent" > </div><hr class="endfigure"> <!--l. 182--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8900316"></a> + id="x1-8700316"></a> <!--l. 184--><p class="noindent" ><img @@ -3911,14 +3735,14 @@ src="figures/ia_analysistab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.16: </span><span -class="content">Inverting Amplifier circuit Analysis Tab</span></div><!--tex4ht:label?: x1-8900316 --> +class="content">Inverting Amplifier circuit Analysis Tab</span></div><!--tex4ht:label?: x1-8700316 --> <!--l. 187--><p class="indent" > </div><hr class="endfigure"> <!--l. 189--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8900417"></a> + id="x1-8700417"></a> <!--l. 191--><p class="noindent" ><img @@ -3926,14 +3750,14 @@ src="figures/ia_sourcedetailstab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.17: </span><span -class="content">Inverting Amplifier Source Details</span></div><!--tex4ht:label?: x1-8900417 --> +class="content">Inverting Amplifier Source Details</span></div><!--tex4ht:label?: x1-8700417 --> <!--l. 194--><p class="indent" > </div><hr class="endfigure"> <!--l. 196--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8900518"></a> + id="x1-8700518"></a> <!--l. 198--><p class="noindent" ><img @@ -3941,14 +3765,14 @@ src="figures/ia_subcircuitstab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.18: </span><span -class="content">Sub Circuit Tab of Inverting Amplifier</span></div><!--tex4ht:label?: x1-8900518 --> +class="content">Sub Circuit Tab of Inverting Amplifier</span></div><!--tex4ht:label?: x1-8700518 --> <!--l. 201--><p class="indent" > </div><hr class="endfigure"> <!--l. 203--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8900619"></a> + id="x1-8700619"></a> <!--l. 205--><p class="noindent" ><img @@ -3956,14 +3780,14 @@ src="figures/ia_ngspiceplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.19: </span><span -class="content">Ngspice Plot of Inverting Amplifier circuit</span></div><!--tex4ht:label?: x1-8900619 --> +class="content">Ngspice Plot of Inverting Amplifier circuit</span></div><!--tex4ht:label?: x1-8700619 --> <!--l. 208--><p class="indent" > </div><hr class="endfigure"> <!--l. 210--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-8900720"></a> + id="x1-8700720"></a> <!--l. 212--><p class="noindent" ><img @@ -3971,50 +3795,50 @@ src="figures/ia_pythonplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.20: </span><span -class="content">Python Plot of Inverting Amplifier Circuit</span></div><!--tex4ht:label?: x1-8900720 --> +class="content">Python Plot of Inverting Amplifier Circuit</span></div><!--tex4ht:label?: x1-8700720 --> <!--l. 215--><p class="indent" > </div><hr class="endfigure"> + <h4 class="subsectionHead"><span class="titlemark">A.1.4 </span> <a - id="x1-90000A.1.4"></a>Precision Rectifier</h4> + id="x1-88000A.1.4"></a>Precision Rectifier</h4> <!--l. 221--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-91000A.1.4"></a>Problem Statement-</h5> + id="x1-89000A.1.4"></a>Problem Statement-</h5> <!--l. 222--><p class="noindent" >Plot the Input and Output Waveform of Precision Reectifier ckt where the input voltage (Vs) is 50Hz, 3V peak to peak. <!--l. 225--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-92000A.1.4"></a>Solution -</h5> + id="x1-90000A.1.4"></a>Solution -</h5> <!--l. 227--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. D.1a using the schematic editor. Annotate the schematic using the Annotate tool from the top toolbar in Schematic editor. Perform Electric Rules check using the Perform electric rules check tool from the top toolbar. Ensure that there are no errors in the circuit schematic. Now generate Spice netlist for simulation using the Generate Netlist tool from the top toolbar. This is shown in Fig. <a -href="#x1-9200222">A.22<!--tex4ht:ref: pr_netlistgeneration --></a>. +href="#x1-9000222">A.22<!--tex4ht:ref: pr_netlistgeneration --></a>. <!--l. 234--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to Ngspice. Then Fill the Analysis tab with Transisent option selected as given in Fig. <a -href="#x1-9200323">A.23<!--tex4ht:ref: pr_analysistab --></a>. Enter start time = 0ms, step time = 1 ms, stop time = 100 ms. Now Click +href="#x1-9000323">A.23<!--tex4ht:ref: pr_analysistab --></a>. Enter start time = 0ms, step time = 1 ms, stop time = 100 ms. Now Click on Sources Details Tab to Enter Sine Source Values as shown in Fig. <a -href="#x1-9200424">A.24<!--tex4ht:ref: pr_sourcedetailstab --></a>. Now +href="#x1-9000424">A.24<!--tex4ht:ref: pr_sourcedetailstab --></a>. Now Click on Device Model Tab to ADD Diode model to the circuit shown in Fig. <a -href="#x1-9200525">A.25<!--tex4ht:ref: pr_devicemodelingtab --></a>. +href="#x1-9000525">A.25<!--tex4ht:ref: pr_devicemodelingtab --></a>. (Note Details about Device Model is expained in earlier chapter Model Builder.) Then Click on Subciruits Tab to ADD UA741 Subcircut to the circuit shown in Fig. <a -href="#x1-9200626">A.26<!--tex4ht:ref: pr_subcircuitstab --></a>. (Note Details about Subcircuit is expained in earlier chapter Subcircuit +href="#x1-9000626">A.26<!--tex4ht:ref: pr_subcircuitstab --></a>. (Note Details about Subcircuit is expained in earlier chapter Subcircuit Builder.) <!--l. 243--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (Precision-Rectifier.cir.out) <!--l. 245--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a -href="#x1-9200727">A.27<!--tex4ht:ref: pr_ngspiceplot --></a> +href="#x1-9000727">A.27<!--tex4ht:ref: pr_ngspiceplot --></a> and Fig. <a -href="#x1-9200828">A.28<!--tex4ht:ref: pr_pythonplot --></a>. - +href="#x1-9000828">A.28<!--tex4ht:ref: pr_pythonplot --></a>. <!--l. 247--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9200121"></a> + id="x1-9000121"></a> <!--l. 249--><p class="noindent" ><img @@ -4022,14 +3846,14 @@ src="figures/pr_schematic.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.21: </span><span -class="content">Schematic of Precision Rectifier circuit</span></div><!--tex4ht:label?: x1-9200121 --> +class="content">Schematic of Precision Rectifier circuit</span></div><!--tex4ht:label?: x1-9000121 --> <!--l. 252--><p class="indent" > </div><hr class="endfigure"> <!--l. 254--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9200222"></a> + id="x1-9000222"></a> <!--l. 256--><p class="noindent" ><img @@ -4037,14 +3861,14 @@ src="figures/pr_netlistgeneration.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.22: </span><span -class="content">Precision Rectifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-9200222 --> +class="content">Precision Rectifier circuit Netlist Generation</span></div><!--tex4ht:label?: x1-9000222 --> <!--l. 259--><p class="indent" > </div><hr class="endfigure"> <!--l. 261--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9200323"></a> + id="x1-9000323"></a> <!--l. 263--><p class="noindent" ><img @@ -4052,14 +3876,14 @@ src="figures/pr_analysistab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.23: </span><span -class="content">Precision Rectifier Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-9200323 --> +class="content">Precision Rectifier Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-9000323 --> <!--l. 266--><p class="indent" > </div><hr class="endfigure"> <!--l. 268--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9200424"></a> + id="x1-9000424"></a> <!--l. 270--><p class="noindent" ><img @@ -4067,14 +3891,14 @@ src="figures/pr_sourcedetailstab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.24: </span><span -class="content">Precision Rectifier Source Details</span></div><!--tex4ht:label?: x1-9200424 --> +class="content">Precision Rectifier Source Details</span></div><!--tex4ht:label?: x1-9000424 --> <!--l. 273--><p class="indent" > </div><hr class="endfigure"> <!--l. 275--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9200525"></a> + id="x1-9000525"></a> <!--l. 277--><p class="noindent" ><img @@ -4082,14 +3906,14 @@ src="figures/pr_devicemodelingtab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.25: </span><span -class="content">Device Modelling of Precision Rectifier circuit</span></div><!--tex4ht:label?: x1-9200525 --> +class="content">Device Modelling of Precision Rectifier circuit</span></div><!--tex4ht:label?: x1-9000525 --> <!--l. 280--><p class="indent" > </div><hr class="endfigure"> <!--l. 282--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9200626"></a> + id="x1-9000626"></a> <!--l. 284--><p class="noindent" ><img @@ -4097,14 +3921,14 @@ src="figures/pr_subcircuitstab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.26: </span><span -class="content">Precision Rectifier Sub-circuit</span></div><!--tex4ht:label?: x1-9200626 --> +class="content">Precision Rectifier Sub-circuit</span></div><!--tex4ht:label?: x1-9000626 --> <!--l. 287--><p class="indent" > </div><hr class="endfigure"> <!--l. 289--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9200727"></a> + id="x1-9000727"></a> <!--l. 291--><p class="noindent" ><img @@ -4112,14 +3936,14 @@ src="figures/pr_ngspiceplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.27: </span><span -class="content">Ngspice Plot of Precision Rectifier circuit</span></div><!--tex4ht:label?: x1-9200727 --> +class="content">Ngspice Plot of Precision Rectifier circuit</span></div><!--tex4ht:label?: x1-9000727 --> <!--l. 294--><p class="indent" > </div><hr class="endfigure"> <!--l. 296--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9200828"></a> + id="x1-9000828"></a> <!--l. 298--><p class="noindent" ><img @@ -4127,53 +3951,53 @@ src="figures/pr_pythonplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.28: </span><span -class="content">Python Plot of Precision Rectifier Circuit</span></div><!--tex4ht:label?: x1-9200828 --> +class="content">Python Plot of Precision Rectifier Circuit</span></div><!--tex4ht:label?: x1-9000828 --> <!--l. 301--><p class="indent" > </div><hr class="endfigure"> + <h4 class="subsectionHead"><span class="titlemark">A.1.5 </span> <a - id="x1-93000A.1.5"></a>Half Adder Example</h4> + id="x1-91000A.1.5"></a>Half Adder Example</h4> <!--l. 307--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-94000A.1.5"></a>Problem Statement-</h5> + id="x1-92000A.1.5"></a>Problem Statement-</h5> <!--l. 307--><p class="noindent" >Plot the Input and Output Waveform of Half Adder ckt. <!--l. 309--><p class="noindent" > <h5 class="subsubsectionHead"><a - id="x1-95000A.1.5"></a>Solution -</h5> + id="x1-93000A.1.5"></a>Solution -</h5> <!--l. 311--><p class="noindent" >Draw the schematic and label the nodes as shown in Fig. <a -href="#x1-9500129">A.29<!--tex4ht:ref: ha_schematic --></a> using the schematic editor. +href="#x1-9300129">A.29<!--tex4ht:ref: ha_schematic --></a> using the schematic editor. [Note : To create any Digital Circuits ADCs and DACs must be connected to input and output of the circuit.] Annotate the schematic using the Annotate tool from the top toolbar in Schematic editor. Perform Electric Rules check using the Perform electric rules check tool from the top toolbar. Ensure that there are no errors in the circuit schematic. Now generate Spice netlist for simulation using the Generate Netlist tool from the top toolbar. This is shown in Fig. <a -href="#x1-9500230">A.30<!--tex4ht:ref: ha_netlistgeneration --></a>. +href="#x1-9300230">A.30<!--tex4ht:ref: ha_netlistgeneration --></a>. <!--l. 319--><p class="indent" > Next step is to convert kicad netlist to ngspice netlist by click on icon Convert Kicad to Ngspice. Then Fill the Analysis tab with Transisent option selected as given in Fig. <a -href="#x1-9500331">A.31<!--tex4ht:ref: ha_analysistab --></a>. +href="#x1-9300331">A.31<!--tex4ht:ref: ha_analysistab --></a>. Enter start time = 0<span class="cmmi-10x-x-109">ms</span>, step time = 1<span class="cmmi-10x-x-109">ms</span>, stop time = 100<span class="cmmi-10x-x-109">ms</span>. Now Click on Sources Details Tab to Enter Sine Source Values as shown in Fig. <a -href="#x1-9500432">A.32<!--tex4ht:ref: ha_sourcedetailstab --></a>. Click on Ngspice Model Tab and +href="#x1-9300432">A.32<!--tex4ht:ref: ha_sourcedetailstab --></a>. Click on Ngspice Model Tab and Enter the Details of Ngspice Models else keep it empty where it will select default values as shown in Fig. <a -href="#x1-9500533">A.33<!--tex4ht:ref: ha_ngspicemodeltab --></a> Then Click on Subciruits Tab to ADD half-adder Subcircut to the circuit +href="#x1-9300533">A.33<!--tex4ht:ref: ha_ngspicemodeltab --></a> Then Click on Subciruits Tab to ADD half-adder Subcircut to the circuit shown in Fig. <a -href="#x1-9500634">A.34<!--tex4ht:ref: ha_subcircuitstab --></a>. (Note Details about Subcircuit is expained in earlier chapter Subcircuit +href="#x1-9300634">A.34<!--tex4ht:ref: ha_subcircuitstab --></a>. (Note Details about Subcircuit is expained in earlier chapter Subcircuit Builder.) <!--l. 327--><p class="indent" > Then Press Convert Button which will generate Ngspice Netlist (Half-Adder.cir.out) <!--l. 329--><p class="indent" > Now Click on Simulation icon to open Ngspice Plot and Python Plot shown in Fig. <a -href="#x1-9500735">A.35<!--tex4ht:ref: ha_ngspiceplot --></a> +href="#x1-9300735">A.35<!--tex4ht:ref: ha_ngspiceplot --></a> and Fig. <a -href="#x1-9500836">A.36<!--tex4ht:ref: ha_pythonplot --></a>. - +href="#x1-9300836">A.36<!--tex4ht:ref: ha_pythonplot --></a>. <!--l. 331--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9500129"></a> + id="x1-9300129"></a> <!--l. 333--><p class="noindent" ><img @@ -4181,14 +4005,14 @@ src="figures/ha_schematic.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.29: </span><span -class="content">Schematic of Half Adder circuit</span></div><!--tex4ht:label?: x1-9500129 --> +class="content">Schematic of Half Adder circuit</span></div><!--tex4ht:label?: x1-9300129 --> <!--l. 336--><p class="indent" > </div><hr class="endfigure"> <!--l. 338--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9500230"></a> + id="x1-9300230"></a> <!--l. 340--><p class="noindent" ><img @@ -4196,14 +4020,14 @@ src="figures/ha_netlistgeneration.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.30: </span><span -class="content">Half Adder circuit Netlist Generation</span></div><!--tex4ht:label?: x1-9500230 --> +class="content">Half Adder circuit Netlist Generation</span></div><!--tex4ht:label?: x1-9300230 --> <!--l. 343--><p class="indent" > </div><hr class="endfigure"> <!--l. 345--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9500331"></a> + id="x1-9300331"></a> <!--l. 347--><p class="noindent" ><img @@ -4211,14 +4035,14 @@ src="figures/ha_analysistab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.31: </span><span -class="content">Half Adder Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-9500331 --> +class="content">Half Adder Circuit Analysis Insertor</span></div><!--tex4ht:label?: x1-9300331 --> <!--l. 350--><p class="indent" > </div><hr class="endfigure"> <!--l. 352--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9500432"></a> + id="x1-9300432"></a> <!--l. 354--><p class="noindent" ><img @@ -4226,14 +4050,14 @@ src="figures/ha_sourcedetailstab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.32: </span><span -class="content">Half Adder Source Details</span></div><!--tex4ht:label?: x1-9500432 --> +class="content">Half Adder Source Details</span></div><!--tex4ht:label?: x1-9300432 --> <!--l. 357--><p class="indent" > </div><hr class="endfigure"> <!--l. 359--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9500533"></a> + id="x1-9300533"></a> <!--l. 361--><p class="noindent" ><img @@ -4241,14 +4065,14 @@ src="figures/ha_ngspicemodeltab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.33: </span><span -class="content">Ngspice Plot of Half Adder circuit</span></div><!--tex4ht:label?: x1-9500533 --> +class="content">Ngspice Plot of Half Adder circuit</span></div><!--tex4ht:label?: x1-9300533 --> <!--l. 364--><p class="indent" > </div><hr class="endfigure"> <!--l. 366--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9500634"></a> + id="x1-9300634"></a> <!--l. 368--><p class="noindent" ><img @@ -4256,14 +4080,14 @@ src="figures/ha_subcircuitstab.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.34: </span><span -class="content">Ngspice Plot of Half Adder circuit</span></div><!--tex4ht:label?: x1-9500634 --> +class="content">Ngspice Plot of Half Adder circuit</span></div><!--tex4ht:label?: x1-9300634 --> <!--l. 371--><p class="indent" > </div><hr class="endfigure"> <!--l. 373--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9500735"></a> + id="x1-9300735"></a> <!--l. 375--><p class="noindent" ><img @@ -4271,14 +4095,14 @@ src="figures/ha_ngspiceplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.35: </span><span -class="content">Ngspice Plot of Half Adder circuit</span></div><!--tex4ht:label?: x1-9500735 --> +class="content">Ngspice Plot of Half Adder circuit</span></div><!--tex4ht:label?: x1-9300735 --> <!--l. 378--><p class="indent" > </div><hr class="endfigure"> <!--l. 380--><p class="indent" > <hr class="figure"><div class="figure" > <a - id="x1-9500836"></a> + id="x1-9300836"></a> <!--l. 382--><p class="noindent" ><img @@ -4286,9 +4110,143 @@ src="figures/ha_pythonplot.png" alt="PIC" > <br /> <div class="caption" ><span class="id">Figure A.36: </span><span -class="content">Python Plot of Half Adder Circuit</span></div><!--tex4ht:label?: x1-9500836 --> +class="content">Python Plot of Half Adder Circuit</span></div><!--tex4ht:label?: x1-9300836 --> <!--l. 385--><p class="indent" > </div><hr class="endfigure"> + +<!--l. 1--><p class="indent" > + + <h2 class="likechapterHead"><a + id="x1-94000A.1.5"></a>References</h2><a + id="Q1-1-206"></a> + <div class="thebibliography"> + <p class="bibitem" ><span class="biblabel"> + [1]<span class="bibsp">   </span></span><a + id="Xsedra"></a>A. S. Sedra and K. C. Smith, <span +class="cmti-10x-x-109">Microelectronic Circuits - Theory and</span> + <span +class="cmti-10x-x-109">Applications</span>. Oxford University Press, 2009. + </p> + <p class="bibitem" ><span class="biblabel"> + [2]<span class="bibsp">   </span></span><a + id="Xkmm11-csi"></a>K. M. Moudgalya, “Spoken Tutorial: A Collaborative and Scalable Education + Technology,” <span +class="cmti-10x-x-109">CSI Communications</span>, vol. 35, no. 6, pp. 10–12, September 2011, + available at <a +href="http://spoken-tutorial.org/CSI.pdf" class="url" >http://spoken-_tutorial.org/CSI.pdf</a>. + </p> + <p class="bibitem" ><span class="biblabel"> + [3]<span class="bibsp">   </span></span><a + id="Xscilab"></a>(2013, May). [Online]. Available: <a +href="http://www.scilab.org/" class="url" >http://www.scilab.org/</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [4]<span class="bibsp">   </span></span><a + id="XGARUDA"></a>(2013, May). [Online]. Available: + <a +href="http://scilab-test.garudaindia.in/scilab_in/,
http://scilab-test.garudaindia.in/cloud" class="url" >http://scilab-_test.garudaindia.in/scilab_in/,_http://scilab-_test.garudaindia.in/cloud</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [5]<span class="bibsp">   </span></span><a + id="XT10KT"></a>D. B. Phatak. (2013, May) Teach 10,000 teacher programme. [Online]. + Available: <a +href="http://www.it.iitb.ac.in/nmeict/MegaWorkshop.do" class="url" >http://www.it.iitb.ac.in/nmeict/MegaWorkshop.do</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [6]<span class="bibsp">   </span></span><a + id="XT10KT-kal"></a>K. Kannan and K. Narayanan, “Ict-enabled scalable workshops for engineering + college teachers in india,” in <span +class="cmti-10x-x-109">Post-Secondary Education and Technology: A Global</span> + <span +class="cmti-10x-x-109">Perspective on Opportunities and Obstacles to Development (International and</span> + <span +class="cmti-10x-x-109">Development Education)</span>, R. Clohey, S. Austin-Li, and J. C. Weldman, Eds. + Palgrave Macmillan, 2012. + + </p> + <p class="bibitem" ><span class="biblabel"> + [7]<span class="bibsp">   </span></span><a + id="XT10KT-kgp"></a>(2013, May) Teach 10,000 teacher programme on analog electronics. [Online]. + Available: <a +href="http://www.nmeict.iitkgp.ernet.in/Analogmain.htm" class="url" >http://www.nmeict.iitkgp.ernet.in/Analogmain.htm</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [8]<span class="bibsp">   </span></span><a + id="Xaakash"></a>(2013, May). [Online]. Available: <a +href="http://www.aakashlabs.org/" class="url" >http://www.aakashlabs.org/</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [9]<span class="bibsp">   </span></span><a + id="Xeda"></a>(2013, May). [Online]. Available: + <a +href="http://en.wikipedia.org/wiki/Electronic_design_automation" class="url" >http://en.wikipedia.org/wiki/Electronic_design_automation</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [10]<span class="bibsp">   </span></span><a + id="Xsynaptic"></a>(2013, May) Synaptic Package Manager Spoken Tutorial. [Online]. Available: + <a +href="http://www.spoken-tutorial.org/list_videos?view=1&foss=Linux&language=English" class="url" >http://www.spoken-_tutorial.org/list_videos?view=1&foss=Linux&language=English</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [11]<span class="bibsp">   </span></span><a + id="Xeeschema"></a>(2013, May). [Online]. Available: + <a +href="http://www.kicad-pcb.org/display/KICAD/KiCad+EDA+Software+Suite" class="url" >http://www.kicad-_pcb.org/display/KICAD/KiCad+EDA+Software+Suite</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [12]<span class="bibsp">   </span></span><a + id="Xngspice-web"></a>(2013, May). [Online]. Available: <a +href="http://ngspice.sourceforge.net/" class="url" >http://ngspice.sourceforge.net/</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [13]<span class="bibsp">   </span></span><a + id="Xscilab-in"></a>(2013, May). [Online]. Available: <a +href="http://scilab.in/" class="url" >http://scilab.in/</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [14]<span class="bibsp">   </span></span><a + id="Xspice"></a>S. M. Sandler and C. Hymowitz, <span +class="cmti-10x-x-109">SPICE Circuit Handbook</span>. New York: + McGraw-Hill Professional, 2006. + </p> + <p class="bibitem" ><span class="biblabel"> + [15]<span class="bibsp">   </span></span><a + id="Xkicad"></a>J.-P. Charras and F. Tappero. (2013, May). [Online]. Available: + <a +href="http://www.kicad-pcb.org/display/KICAD/KiCad+Documentation" class="url" >http://www.kicad-_pcb.org/display/KICAD/KiCad+Documentation</a> + + </p> + <p class="bibitem" ><span class="biblabel"> + [16]<span class="bibsp">   </span></span><a + id="Xkicad2"></a>D. Jahshan and P. Hutchinson. (2013, May). [Online]. Available: + <a +href="http://bazaar.launchpad.net/~kicad-developers/kicad/doc/files/head:/doc/tutorials/" class="url" >http://bazaar.launchpad.net/<span +class="cmsy-8">∼</span>kicad-_developers/kicad/doc/files/head:/doc/tutorials/</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [17]<span class="bibsp">   </span></span><a + id="Xngspice"></a>P. Nenzi and H. Vogt. (2013) Ngspice users manual version 25plus. [Online]. + Available: <a +href="http://ngspice.sourceforge.net/docs/ngspice-manual.pdf" class="url" >http://ngspice.sourceforge.net/docs/ngspice-_manual.pdf</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [18]<span class="bibsp">   </span></span><a + id="Xkmm11-TUGboat"></a>K. M. Moudgalya, “<span class="LATEX">L<span class="A">A</span><span class="TEX">T<span +class="E">E</span>X</span></span> Training through Spoken Tutorials,” <span +class="cmti-10x-x-109">TUGboat</span>, + vol. 32, no. 3, pp. 251–257, 2011. + </p> + <p class="bibitem" ><span class="biblabel"> + [19]<span class="bibsp">   </span></span><a + id="Xst"></a>(2013, May). [Online]. Available: <a +href="http://www.spoken-tutorial.org/" class="url" >http://www.spoken-_tutorial.org/</a> + </p> + <p class="bibitem" ><span class="biblabel"> + [20]<span class="bibsp">   </span></span><a + id="Xoscad"></a>(2013, May). [Online]. Available: <a +href="http://oscad.in/" class="url" >http://oscad.in/</a> +</p> + </div> </body></html> diff --git a/src/browser/pages/User-Manual/figures/Oscad.jpg b/src/browser/pages/User-Manual/figures/Oscad.jpg Binary files differnew file mode 100644 index 00000000..84c2619e --- /dev/null +++ b/src/browser/pages/User-Manual/figures/Oscad.jpg diff --git a/src/browser/pages/User-Manual/figures/logo-trimmed.jpg b/src/browser/pages/User-Manual/figures/logo-trimmed.jpg Binary files differnew file mode 100644 index 00000000..4131afba --- /dev/null +++ b/src/browser/pages/User-Manual/figures/logo-trimmed.jpg diff --git a/src/browser/pages/User-Manual/figures/ngspiceoutput.png b/src/browser/pages/User-Manual/figures/ngspiceoutput.png Binary files differindex 78ad4b6e..a8ad5efd 100644 --- a/src/browser/pages/User-Manual/figures/ngspiceoutput.png +++ b/src/browser/pages/User-Manual/figures/ngspiceoutput.png diff --git a/src/browser/pages/User-Manual/figures/oscad-new-web.png b/src/browser/pages/User-Manual/figures/oscad-new-web.png Binary files differnew file mode 100644 index 00000000..d2ecaeaa --- /dev/null +++ b/src/browser/pages/User-Manual/figures/oscad-new-web.png diff --git a/src/browser/pages/User-Manual/figures/oscad1.png b/src/browser/pages/User-Manual/figures/oscad1.png Binary files differnew file mode 100644 index 00000000..cb8c1e93 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/oscad1.png diff --git a/src/browser/pages/User-Manual/figures/oscadBD-eps-converted-to-mistake.pdf b/src/browser/pages/User-Manual/figures/oscadBD-eps-converted-to-mistake.pdf Binary files differnew file mode 100644 index 00000000..f58e5116 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/oscadBD-eps-converted-to-mistake.pdf diff --git a/src/browser/pages/User-Manual/figures/oscadBD-eps-converted-to-old.pdf b/src/browser/pages/User-Manual/figures/oscadBD-eps-converted-to-old.pdf Binary files differnew file mode 100644 index 00000000..87c1080f --- /dev/null +++ b/src/browser/pages/User-Manual/figures/oscadBD-eps-converted-to-old.pdf diff --git a/src/browser/pages/User-Manual/figures/oscadBD-eps-converted-to.pdf b/src/browser/pages/User-Manual/figures/oscadBD-eps-converted-to.pdf Binary files differnew file mode 100644 index 00000000..04f1ae14 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/oscadBD-eps-converted-to.pdf diff --git a/src/browser/pages/User-Manual/figures/oscadBD.eps b/src/browser/pages/User-Manual/figures/oscadBD.eps new file mode 100644 index 00000000..1b3773f9 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/oscadBD.eps @@ -0,0 +1,511 @@ +%!PS-Adobe-3.0 EPSF-3.0 +%%Title: oscadBD.fig +%%Creator: fig2dev Version 3.2 Patchlevel 5d +%%CreationDate: Wed May 29 07:41:17 2013 +%%BoundingBox: 0 0 335 201 +%Magnification: 1.0000 +%%EndComments +%%BeginProlog +/$F2psDict 200 dict def +$F2psDict begin +$F2psDict /mtrx matrix put +/col-1 {0 setgray} bind def +/col0 {0.000 0.000 0.000 srgb} bind def +/col1 {0.000 0.000 1.000 srgb} bind def +/col2 {0.000 1.000 0.000 srgb} bind def +/col3 {0.000 1.000 1.000 srgb} bind def +/col4 {1.000 0.000 0.000 srgb} bind def +/col5 {1.000 0.000 1.000 srgb} bind def +/col6 {1.000 1.000 0.000 srgb} bind def +/col7 {1.000 1.000 1.000 srgb} bind def +/col8 {0.000 0.000 0.560 srgb} bind def +/col9 {0.000 0.000 0.690 srgb} bind def +/col10 {0.000 0.000 0.820 srgb} bind def +/col11 {0.530 0.810 1.000 srgb} bind def +/col12 {0.000 0.560 0.000 srgb} bind def +/col13 {0.000 0.690 0.000 srgb} bind def +/col14 {0.000 0.820 0.000 srgb} bind def +/col15 {0.000 0.560 0.560 srgb} bind def +/col16 {0.000 0.690 0.690 srgb} bind def +/col17 {0.000 0.820 0.820 srgb} bind def +/col18 {0.560 0.000 0.000 srgb} bind def +/col19 {0.690 0.000 0.000 srgb} bind def +/col20 {0.820 0.000 0.000 srgb} bind def +/col21 {0.560 0.000 0.560 srgb} bind def +/col22 {0.690 0.000 0.690 srgb} bind def +/col23 {0.820 0.000 0.820 srgb} bind def +/col24 {0.500 0.190 0.000 srgb} bind def +/col25 {0.630 0.250 0.000 srgb} bind def +/col26 {0.750 0.380 0.000 srgb} bind def +/col27 {1.000 0.500 0.500 srgb} bind def +/col28 {1.000 0.630 0.630 srgb} bind def +/col29 {1.000 0.750 0.750 srgb} bind def +/col30 {1.000 0.880 0.880 srgb} bind def +/col31 {1.000 0.840 0.000 srgb} bind def + +end + +/cp {closepath} bind def +/ef {eofill} bind def +/gr {grestore} bind def +/gs {gsave} bind def +/sa {save} bind def +/rs {restore} bind def +/l {lineto} bind def +/m {moveto} bind def +/rm {rmoveto} bind def +/n {newpath} bind def +/s {stroke} bind def +/sh {show} bind def +/slc {setlinecap} bind def +/slj {setlinejoin} bind def +/slw {setlinewidth} bind def +/srgb {setrgbcolor} bind def +/rot {rotate} bind def +/sc {scale} bind def +/sd {setdash} bind def +/ff {findfont} bind def +/sf {setfont} bind def +/scf {scalefont} bind def +/sw {stringwidth} bind def +/tr {translate} bind def +/tnt {dup dup currentrgbcolor + 4 -2 roll dup 1 exch sub 3 -1 roll mul add + 4 -2 roll dup 1 exch sub 3 -1 roll mul add + 4 -2 roll dup 1 exch sub 3 -1 roll mul add srgb} + bind def +/shd {dup dup currentrgbcolor 4 -2 roll mul 4 -2 roll mul + 4 -2 roll mul srgb} bind def +/reencdict 12 dict def /ReEncode { reencdict begin +/newcodesandnames exch def /newfontname exch def /basefontname exch def +/basefontdict basefontname findfont def /newfont basefontdict maxlength dict def +basefontdict { exch dup /FID ne { dup /Encoding eq +{ exch dup length array copy newfont 3 1 roll put } +{ exch newfont 3 1 roll put } ifelse } { pop pop } ifelse } forall +newfont /FontName newfontname put newcodesandnames aload pop +128 1 255 { newfont /Encoding get exch /.notdef put } for +newcodesandnames length 2 idiv { newfont /Encoding get 3 1 roll put } repeat +newfontname newfont definefont pop end } def +/isovec [ +8#055 /minus 8#200 /grave 8#201 /acute 8#202 /circumflex 8#203 /tilde +8#204 /macron 8#205 /breve 8#206 /dotaccent 8#207 /dieresis +8#210 /ring 8#211 /cedilla 8#212 /hungarumlaut 8#213 /ogonek 8#214 /caron +8#220 /dotlessi 8#230 /oe 8#231 /OE +8#240 /space 8#241 /exclamdown 8#242 /cent 8#243 /sterling +8#244 /currency 8#245 /yen 8#246 /brokenbar 8#247 /section 8#250 /dieresis +8#251 /copyright 8#252 /ordfeminine 8#253 /guillemotleft 8#254 /logicalnot +8#255 /hyphen 8#256 /registered 8#257 /macron 8#260 /degree 8#261 /plusminus +8#262 /twosuperior 8#263 /threesuperior 8#264 /acute 8#265 /mu 8#266 /paragraph +8#267 /periodcentered 8#270 /cedilla 8#271 /onesuperior 8#272 /ordmasculine +8#273 /guillemotright 8#274 /onequarter 8#275 /onehalf +8#276 /threequarters 8#277 /questiondown 8#300 /Agrave 8#301 /Aacute +8#302 /Acircumflex 8#303 /Atilde 8#304 /Adieresis 8#305 /Aring +8#306 /AE 8#307 /Ccedilla 8#310 /Egrave 8#311 /Eacute +8#312 /Ecircumflex 8#313 /Edieresis 8#314 /Igrave 8#315 /Iacute +8#316 /Icircumflex 8#317 /Idieresis 8#320 /Eth 8#321 /Ntilde 8#322 /Ograve +8#323 /Oacute 8#324 /Ocircumflex 8#325 /Otilde 8#326 /Odieresis 8#327 /multiply +8#330 /Oslash 8#331 /Ugrave 8#332 /Uacute 8#333 /Ucircumflex +8#334 /Udieresis 8#335 /Yacute 8#336 /Thorn 8#337 /germandbls 8#340 /agrave +8#341 /aacute 8#342 /acircumflex 8#343 /atilde 8#344 /adieresis 8#345 /aring +8#346 /ae 8#347 /ccedilla 8#350 /egrave 8#351 /eacute +8#352 /ecircumflex 8#353 /edieresis 8#354 /igrave 8#355 /iacute +8#356 /icircumflex 8#357 /idieresis 8#360 /eth 8#361 /ntilde 8#362 /ograve +8#363 /oacute 8#364 /ocircumflex 8#365 /otilde 8#366 /odieresis 8#367 /divide +8#370 /oslash 8#371 /ugrave 8#372 /uacute 8#373 /ucircumflex +8#374 /udieresis 8#375 /yacute 8#376 /thorn 8#377 /ydieresis] def +/Times-Roman /Times-Roman-iso isovec ReEncode + /DrawEllipse { + /endangle exch def + /startangle exch def + /yrad exch def + /xrad exch def + /y exch def + /x exch def + /savematrix mtrx currentmatrix def + x y tr xrad yrad sc 0 0 1 startangle endangle arc + closepath + savematrix setmatrix + } def + +/$F2psBegin {$F2psDict begin /$F2psEnteredState save def} def +/$F2psEnd {$F2psEnteredState restore end} def + +/pageheader { +save +newpath 0 201 moveto 0 0 lineto 335 0 lineto 335 201 lineto closepath clip newpath +-72.5 242.5 translate +1 -1 scale +$F2psBegin +10 setmiterlimit +0 slj 0 slc + 0.06299 0.06299 sc +} bind def +/pagefooter { +$F2psEnd +restore +} bind def +%%EndProlog +pageheader +% +% Fig objects follow +% +% +% here starts figure with depth 50 +% Polyline +0 slj +0 slc +7.500 slw +n 2925 1125 m 3825 1125 l 3825 1800 l 2925 1800 l + cp gs col0 s gr +% Polyline +n 4500 1125 m 5400 1125 l 5400 1800 l 4500 1800 l + cp gs col0 s gr +% Ellipse +n 1260 1035 101 101 0 360 DrawEllipse gs col0 s gr + +% Ellipse +n 1260 2205 101 101 0 360 DrawEllipse gs col0 s gr + +% Ellipse +n 2835 1035 101 101 0 360 DrawEllipse gs col0 s gr + +% Ellipse +n 4455 1035 101 101 0 360 DrawEllipse gs col0 s gr + +% Ellipse +n 1845 2430 101 101 0 360 DrawEllipse gs col0 s gr + +% Ellipse +n 1845 3195 101 101 0 360 DrawEllipse gs col0 s gr + +% Ellipse +n 3105 2385 101 101 0 360 DrawEllipse gs col0 s gr + +% Ellipse +n 3060 3285 101 101 0 360 DrawEllipse gs col0 s gr + +% Ellipse +n 4428 3064 123 123 0 360 DrawEllipse gs col0 s gr + +% Ellipse +n 4391 2104 101 101 0 360 DrawEllipse gs col0 s gr + +% Polyline +gs clippath +5680 3495 m 5865 3495 l 5865 3435 l 5680 3435 l 5680 3435 l 5830 3465 l 5680 3495 l cp +eoclip +n 5400 3465 m + 5850 3465 l gs col0 s gr gr + +% arrowhead +n 5680 3495 m 5830 3465 l 5680 3435 l 5710 3465 l 5680 3495 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +n 2475 1440 m + 2295 1440 l gs col0 s gr +% Polyline +gs clippath +2755 1470 m 2940 1470 l 2940 1410 l 2755 1410 l 2755 1410 l 2905 1440 l 2755 1470 l cp +eoclip +n 2475 1440 m + 2925 1440 l gs col0 s gr gr + +% arrowhead +n 2755 1470 m 2905 1440 l 2755 1410 l 2785 1440 l 2755 1470 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +gs clippath +4330 1470 m 4515 1470 l 4515 1410 l 4330 1410 l 4330 1410 l 4480 1440 l 4330 1470 l cp +eoclip +n 3825 1440 m + 4500 1440 l gs col0 s gr gr + +% arrowhead +n 4330 1470 m 4480 1440 l 4330 1410 l 4360 1440 l 4330 1470 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +gs clippath +5680 1470 m 5865 1470 l 5865 1410 l 5680 1410 l 5680 1410 l 5830 1440 l 5680 1470 l cp +eoclip +n 5400 1440 m + 5850 1440 l gs col0 s gr gr + +% arrowhead +n 5680 1470 m 5830 1440 l 5680 1410 l 5710 1440 l 5680 1470 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +n 1260 1035 m 5490 1035 l 5490 1890 l 1260 1890 l + cp gs col0 s gr +% Polyline +gs clippath +2980 2730 m 3165 2730 l 3165 2670 l 2980 2670 l 2980 2670 l 3130 2700 l 2980 2730 l cp +eoclip +n 2835 2700 m + 3150 2700 l gs col0 s gr gr + +% arrowhead +n 2980 2730 m 3130 2700 l 2980 2670 l 3010 2700 l 2980 2730 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +gs clippath +3630 3230 m 3630 3045 l 3570 3045 l 3570 3230 l 3570 3230 l 3600 3080 l 3630 3230 l cp +eoclip +n 3600 3375 m + 3600 3060 l gs col0 s gr gr + +% arrowhead +n 3630 3230 m 3600 3080 l 3570 3230 l 3600 3200 l 3630 3230 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +gs clippath +1765 2730 m 1950 2730 l 1950 2670 l 1765 2670 l 1765 2670 l 1915 2700 l 1765 2730 l cp +eoclip +n 1800 2700 m + 1935 2700 l gs col0 s gr gr + +% arrowhead +n 1765 2730 m 1915 2700 l 1765 2670 l 1795 2700 l 1765 2730 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +n 1800 2700 m + 1665 2700 l gs col0 s gr +% Polyline +gs clippath +1765 3540 m 1950 3540 l 1950 3480 l 1765 3480 l 1765 3480 l 1915 3510 l 1765 3540 l cp +eoclip +n 1665 2160 m 1665 3510 l + 1935 3510 l gs col0 s gr gr + +% arrowhead +n 1765 3540 m 1915 3510 l 1765 3480 l 1795 3510 l 1765 3540 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +gs clippath +2980 3000 m 3165 3000 l 3165 2940 l 2980 2940 l 2980 2940 l 3130 2970 l 2980 3000 l cp +eoclip +n 2835 3510 m 2925 3510 l 2925 2970 l + 3150 2970 l gs col0 s gr gr + +% arrowhead +n 2980 3000 m 3130 2970 l 2980 2940 l 3010 2970 l 2980 3000 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +gs clippath +3570 2305 m 3570 2490 l 3630 2490 l 3630 2305 l 3630 2305 l 3600 2455 l 3570 2305 l cp +eoclip +n 1665 2250 m 3600 2250 l + 3600 2475 l gs col0 s gr gr + +% arrowhead +n 3570 2305 m 3600 2455 l 3630 2305 l 3600 2335 l 3570 2305 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +gs clippath +4330 3450 m 4515 3450 l 4515 3390 l 4330 3390 l 4330 3390 l 4480 3420 l 4330 3450 l cp +eoclip +n 4275 2790 m 4275 3420 l + 4500 3420 l gs col0 s gr gr + +% arrowhead +n 4330 3450 m 4480 3420 l 4330 3390 l 4360 3420 l 4330 3450 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +gs clippath +5680 2513 m 5865 2513 l 5865 2453 l 5680 2453 l 5680 2453 l 5830 2483 l 5680 2513 l cp +eoclip +n 5400 2483 m + 5850 2483 l gs col0 s gr gr + +% arrowhead +n 5680 2513 m 5830 2483 l 5680 2453 l 5710 2483 l 5680 2513 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +gs clippath +4330 2505 m 4515 2505 l 4515 2445 l 4330 2445 l 4330 2445 l 4480 2475 l 4330 2505 l cp +eoclip +n 4050 2790 m 4275 2790 l 4275 2475 l + 4500 2475 l gs col0 s gr gr + +% arrowhead +n 4330 2505 m 4480 2475 l 4330 2445 l 4360 2475 l 4330 2505 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +gs clippath +1770 955 m 1770 1140 l 1830 1140 l 1830 955 l 1830 955 l 1800 1105 l 1770 955 l cp +eoclip +n 1800 855 m + 1800 1125 l gs col0 s gr gr + +% arrowhead +n 1770 955 m 1800 1105 l 1830 955 l 1800 985 l 1770 955 l + cp gs 0.00 setgray ef gr col0 s +% Polyline +n 1350 1125 m 2295 1125 l 2295 1800 l 1350 1800 l + cp gs col0 s gr +% Polyline + [60] 0 sd +n 1350 1800 m 2295 1800 l 2295 2160 l 1350 2160 l + cp gs col0 s gr [] 0 sd +% Polyline + [60] 0 sd +n 1935 2475 m 2835 2475 l 2835 2925 l 1935 2925 l + cp gs col0 s gr [] 0 sd +% Polyline + [60] 0 sd +n 3150 2475 m 4050 2475 l 4050 3060 l 3150 3060 l + cp gs col0 s gr [] 0 sd +% Polyline + [60] 0 sd +n 3150 3375 m 4050 3375 l 4050 3825 l 3150 3825 l + cp gs col0 s gr [] 0 sd +% Polyline + [60] 0 sd +n 1935 3285 m 2835 3285 l 2835 3735 l 1935 3735 l + cp gs col0 s gr [] 0 sd +% Polyline +n 4500 2130 m 5400 2130 l 5400 2805 l 4500 2805 l + cp gs col0 s gr +% Polyline + [60] 0 sd +n 4500 3150 m 5400 3150 l 5400 3825 l 4500 3825 l + cp gs col0 s gr [] 0 sd +/Times-Roman-iso ff 190.50 scf sf +2970 1305 m +gs 1 -1 sc (Footprint) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +3060 1530 m +gs 1 -1 sc (Mapper) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +3060 1710 m +gs 1 -1 sc (\(Cvpcb\)) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4725 1350 m +gs 1 -1 sc (PCB) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4635 1530 m +gs 1 -1 sc (Layout) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4590 1755 m +gs 1 -1 sc (\(Pcbnew\)) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +1215 1125 m +gs 1 -1 sc (1) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +1215 2295 m +gs 1 -1 sc (2) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +2790 1125 m +gs 1 -1 sc (3) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4410 1125 m +gs 1 -1 sc (4) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +1800 2520 m +gs 1 -1 sc (5) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +1800 3285 m +gs 1 -1 sc (6) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +3060 2475 m +gs 1 -1 sc (7) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +3015 3375 m +gs 1 -1 sc (8) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4338 3154 m +gs 1 -1 sc (10) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4346 2194 m +gs 1 -1 sc (9) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +5527 2408 m +gs 1 -1 sc (Simulation) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +5707 2633 m +gs 1 -1 sc (output) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +5805 1620 m +gs 1 -1 sc (file) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +5715 1395 m +gs 1 -1 sc (Gerber) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +5490 3420 m +gs 1 -1 sc (output ) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +5625 3600 m +gs 1 -1 sc (circuit) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +5535 3780 m +gs 1 -1 sc (equations) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +5445 3195 m +gs 1 -1 sc (Simulation) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +6075 3420 m +gs 1 -1 sc (and ) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +3915 1845 m +gs 1 -1 sc (KiCad) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +1575 810 m +gs 1 -1 sc (Circuit) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +1395 1305 m +gs 1 -1 sc (Schematic) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +1485 1530 m +gs 1 -1 sc (Editor) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +1350 1710 m +gs 1 -1 sc (\(Eeschema\)) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +2070 2655 m +gs 1 -1 sc (Model) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +2070 2880 m +gs 1 -1 sc (Builder) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +3195 2904 m +gs 1 -1 sc (Converter) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +3285 2709 m +gs 1 -1 sc (Netlist) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4635 2310 m +gs 1 -1 sc (Circuit) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4545 2535 m +gs 1 -1 sc (Simulator) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4545 2760 m +gs 1 -1 sc (\(Ngspice\)) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4635 3330 m +gs 1 -1 sc (Circuit) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4545 3555 m +gs 1 -1 sc (Simulator) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +4590 3780 m +gs 1 -1 sc (\(Scilab\)) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +3240 3555 m +gs 1 -1 sc (Analysis) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +3240 3780 m +gs 1 -1 sc (Inserter) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +2070 3690 m +gs 1 -1 sc (Builder) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +1935 3465 m +gs 1 -1 sc (Sub-circuit) col0 sh gr +/Times-Roman-iso ff 190.50 scf sf +1395 2070 m +gs 1 -1 sc (Extension) col0 sh gr +% here ends figure; +pagefooter +showpage +%%Trailer +%EOF diff --git a/src/browser/pages/User-Manual/figures/oscadBD.fig b/src/browser/pages/User-Manual/figures/oscadBD.fig new file mode 100644 index 00000000..4850663d --- /dev/null +++ b/src/browser/pages/User-Manual/figures/oscadBD.fig @@ -0,0 +1,162 @@ +#FIG 3.2 Produced by xfig version 3.2.5b +Landscape +Center +Metric +A4 +100.00 +Single +-2 +1200 2 +6 2925 1125 3825 1800 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 2925 1125 3825 1125 3825 1800 2925 1800 2925 1125 +4 0 0 50 -1 0 12 0.0000 4 180 765 2970 1305 Footprint\001 +4 0 0 50 -1 0 12 0.0000 4 180 630 3060 1530 Mapper\001 +4 0 0 50 -1 0 12 0.0000 4 180 660 3060 1710 (Cvpcb)\001 +-6 +6 4500 1125 5400 1800 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 4500 1125 5400 1125 5400 1800 4500 1800 4500 1125 +4 0 0 50 -1 0 12 0.0000 4 135 375 4725 1350 PCB\001 +4 0 0 50 -1 0 12 0.0000 4 180 585 4635 1530 Layout\001 +4 0 0 50 -1 0 12 0.0000 4 165 750 4590 1755 (Pcbnew)\001 +-6 +6 1125 900 1395 1170 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 1260 1035 101 101 1260 1035 1305 1125 +4 0 0 50 -1 0 12 0.0000 4 135 105 1215 1125 1\001 +-6 +6 1159 2104 1361 2306 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 1260 2205 101 101 1260 2205 1305 2295 +4 0 0 50 -1 0 12 0.0000 4 135 105 1215 2295 2\001 +-6 +6 2734 934 2936 1136 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2835 1035 101 101 2835 1035 2880 1125 +4 0 0 50 -1 0 12 0.0000 4 135 105 2790 1125 3\001 +-6 +6 4354 934 4556 1136 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4455 1035 101 101 4455 1035 4500 1125 +4 0 0 50 -1 0 12 0.0000 4 135 105 4410 1125 4\001 +-6 +6 1744 2329 1946 2531 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 1845 2430 101 101 1845 2430 1890 2520 +4 0 0 50 -1 0 12 0.0000 4 135 105 1800 2520 5\001 +-6 +6 1744 3094 1946 3296 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 1845 3195 101 101 1845 3195 1890 3285 +4 0 0 50 -1 0 12 0.0000 4 135 105 1800 3285 6\001 +-6 +6 3004 2284 3206 2486 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3105 2385 101 101 3105 2385 3150 2475 +4 0 0 50 -1 0 12 0.0000 4 135 105 3060 2475 7\001 +-6 +6 2959 3184 3161 3386 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3060 3285 101 101 3060 3285 3105 3375 +4 0 0 50 -1 0 12 0.0000 4 135 105 3015 3375 8\001 +-6 +6 4305 2941 4551 3187 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4428 3064 123 123 4428 3064 4503 3161 +4 0 0 50 -1 0 12 0.0000 4 135 210 4338 3154 10\001 +-6 +6 4290 2003 4492 2205 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4391 2104 101 101 4391 2104 4436 2194 +4 0 0 50 -1 0 12 0.0000 4 135 105 4346 2194 9\001 +-6 +6 5527 2273 6427 2678 +4 0 0 50 -1 0 12 0.0000 4 135 900 5527 2408 Simulation\001 +4 0 0 50 -1 0 12 0.0000 4 165 540 5707 2633 output\001 +-6 +6 5715 1260 6255 1620 +4 0 0 50 -1 0 12 0.0000 4 135 270 5805 1620 file\001 +4 0 0 50 -1 0 12 0.0000 4 135 540 5715 1395 Gerber\001 +-6 +6 5400 3060 6435 3825 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 + 2 1 1.00 60.00 120.00 + 5400 3465 5850 3465 +4 0 0 50 -1 0 12 0.0000 4 165 585 5490 3420 output \001 +4 0 0 50 -1 0 12 0.0000 4 135 525 5625 3600 circuit\001 +4 0 0 50 -1 0 12 0.0000 4 180 795 5535 3780 equations\001 +4 0 0 50 -1 0 12 0.0000 4 135 900 5445 3195 Simulation\001 +4 0 0 50 -1 0 12 0.0000 4 135 345 6075 3420 and \001 +-6 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 + 2475 1440 2295 1440 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 + 2 1 1.00 60.00 120.00 + 2475 1440 2925 1440 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 + 2 1 1.00 60.00 120.00 + 3825 1440 4500 1440 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 + 2 1 1.00 60.00 120.00 + 5400 1440 5850 1440 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 1260 1035 5490 1035 5490 1890 1260 1890 1260 1035 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 + 2 1 1.00 60.00 120.00 + 2835 2700 3150 2700 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 + 2 1 1.00 60.00 120.00 + 3600 3375 3600 3060 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 + 2 1 1.00 60.00 120.00 + 1800 2700 1935 2700 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 + 1800 2700 1665 2700 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 3 + 2 1 1.00 60.00 120.00 + 1665 2160 1665 3510 1935 3510 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 4 + 2 1 1.00 60.00 120.00 + 2835 3510 2925 3510 2925 2970 3150 2970 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 3 + 2 1 1.00 60.00 120.00 + 1665 2250 3600 2250 3600 2475 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 3 + 2 1 1.00 60.00 120.00 + 4275 2790 4275 3420 4500 3420 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 + 2 1 1.00 60.00 120.00 + 5400 2483 5850 2483 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 4 + 2 1 1.00 60.00 120.00 + 4050 2790 4275 2790 4275 2475 4500 2475 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 + 2 1 1.00 60.00 120.00 + 1800 855 1800 1125 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 1350 1125 2295 1125 2295 1800 1350 1800 1350 1125 +2 2 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 + 1350 1800 2295 1800 2295 2160 1350 2160 1350 1800 +2 2 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 + 1935 2475 2835 2475 2835 2925 1935 2925 1935 2475 +2 2 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 + 3150 2475 4050 2475 4050 3060 3150 3060 3150 2475 +2 2 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 + 3150 3375 4050 3375 4050 3825 3150 3825 3150 3375 +2 2 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 + 1935 3285 2835 3285 2835 3735 1935 3735 1935 3285 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 4500 2130 5400 2130 5400 2805 4500 2805 4500 2130 +2 2 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 + 4500 3150 5400 3150 5400 3825 4500 3825 4500 3150 +4 0 0 50 -1 0 12 0.0000 4 135 525 3915 1845 KiCad\001 +4 0 0 50 -1 0 12 0.0000 4 135 570 1575 810 Circuit\001 +4 0 0 50 -1 0 12 0.0000 4 135 840 1395 1305 Schematic\001 +4 0 0 50 -1 0 12 0.0000 4 135 510 1485 1530 Editor\001 +4 0 0 50 -1 0 12 0.0000 4 165 930 1350 1710 (Eeschema)\001 +4 0 0 50 -1 0 12 0.0000 4 135 540 2070 2655 Model\001 +4 0 0 50 -1 0 12 0.0000 4 135 615 2070 2880 Builder\001 +4 0 0 50 -1 0 12 0.0000 4 135 810 3195 2904 Converter\001 +4 0 0 50 -1 0 12 0.0000 4 135 540 3285 2709 Netlist\001 +4 0 0 50 -1 0 12 0.0000 4 135 570 4635 2310 Circuit\001 +4 0 0 50 -1 0 12 0.0000 4 135 795 4545 2535 Simulator\001 +4 0 0 50 -1 0 12 0.0000 4 180 780 4545 2760 (Ngspice)\001 +4 0 0 50 -1 0 12 0.0000 4 135 570 4635 3330 Circuit\001 +4 0 0 50 -1 0 12 0.0000 4 135 795 4545 3555 Simulator\001 +4 0 0 50 -1 0 12 0.0000 4 165 630 4590 3780 (Scilab)\001 +4 0 0 50 -1 0 12 0.0000 4 180 705 3240 3555 Analysis\001 +4 0 0 50 -1 0 12 0.0000 4 135 600 3240 3780 Inserter\001 +4 0 0 50 -1 0 12 0.0000 4 135 615 2070 3690 Builder\001 +4 0 0 50 -1 0 12 0.0000 4 135 900 1935 3465 Sub-circuit\001 +4 0 0 50 -1 0 12 0.0000 4 135 825 1395 2070 Extension\001 diff --git a/src/browser/pages/User-Manual/figures/oscadicon.png b/src/browser/pages/User-Manual/figures/oscadicon.png Binary files differnew file mode 100644 index 00000000..444674a8 --- /dev/null +++ b/src/browser/pages/User-Manual/figures/oscadicon.png diff --git a/src/browser/pages/User-Manual/figures/pythonplot1.png b/src/browser/pages/User-Manual/figures/pythonplot1.png Binary files differindex c4c8e1e3..7b23ab90 100644 --- a/src/browser/pages/User-Manual/figures/pythonplot1.png +++ b/src/browser/pages/User-Manual/figures/pythonplot1.png diff --git a/src/browser/pages/User-Manual/figures/workspace.png b/src/browser/pages/User-Manual/figures/workspace.png Binary files differindex 142590db..f7edff17 100644 --- a/src/browser/pages/User-Manual/figures/workspace.png +++ b/src/browser/pages/User-Manual/figures/workspace.png |
