summaryrefslogtreecommitdiff
path: root/src/ngspicetoModelica
diff options
context:
space:
mode:
Diffstat (limited to 'src/ngspicetoModelica')
-rw-r--r--src/ngspicetoModelica/NgspicetoModelica.py6
1 files changed, 1 insertions, 5 deletions
diff --git a/src/ngspicetoModelica/NgspicetoModelica.py b/src/ngspicetoModelica/NgspicetoModelica.py
index 0aaf7936..169c382a 100644
--- a/src/ngspicetoModelica/NgspicetoModelica.py
+++ b/src/ngspicetoModelica/NgspicetoModelica.py
@@ -70,11 +70,7 @@ class NgMoConverter:
self.subCktDetail.append(eachline)
elif eachline[0]=='v' or eachline[0]=='V':
schematicInfo.append(eachline)
- #Removing zero voltage source as it is not require in Modelica
- if eachline.split()[-1]=='0':
- continue
- else:
- self.sourceDetail.append(eachline)
+ self.sourceDetail.append(eachline)
else:
schematicInfo.append(eachline)
##No need of making it lower case as netlist is already converted to ngspice