diff options
Diffstat (limited to 'library/kicadLibrary/template/stm32f100-discovery-shield')
10 files changed, 898 insertions, 0 deletions
diff --git a/library/kicadLibrary/template/stm32f100-discovery-shield/fp-lib-table b/library/kicadLibrary/template/stm32f100-discovery-shield/fp-lib-table new file mode 100644 index 00000000..1d0dafd4 --- /dev/null +++ b/library/kicadLibrary/template/stm32f100-discovery-shield/fp-lib-table @@ -0,0 +1,3 @@ +(fp_lib_table + (lib (name Pin_Headers)(type KiCad)(uri "$(KISYSMOD)\\Pin_Headers.pretty")(options "")(descr "")) +) diff --git a/library/kicadLibrary/template/stm32f100-discovery-shield/meta/board_stm32vl_discovery.png b/library/kicadLibrary/template/stm32f100-discovery-shield/meta/board_stm32vl_discovery.png Binary files differnew file mode 100644 index 00000000..29087b72 --- /dev/null +++ b/library/kicadLibrary/template/stm32f100-discovery-shield/meta/board_stm32vl_discovery.png diff --git a/library/kicadLibrary/template/stm32f100-discovery-shield/meta/icon.png b/library/kicadLibrary/template/stm32f100-discovery-shield/meta/icon.png Binary files differnew file mode 100644 index 00000000..60f4dfe1 --- /dev/null +++ b/library/kicadLibrary/template/stm32f100-discovery-shield/meta/icon.png diff --git a/library/kicadLibrary/template/stm32f100-discovery-shield/meta/info.html b/library/kicadLibrary/template/stm32f100-discovery-shield/meta/info.html new file mode 100644 index 00000000..ca0599df --- /dev/null +++ b/library/kicadLibrary/template/stm32f100-discovery-shield/meta/info.html @@ -0,0 +1,21 @@ +<html> +<head> +<title>STM32 Discovery</title> +</head> +<body> +<h1>STM32 Value Line Discovery - STM32F100 Cortex-M3™ Microcontroller Board</h1> +<h2>Expansion Board</h2> +This project is a template of an expansion board for the +<a href="http://www.st.com/stm32-discovery/" target="blank">STM32 Value Line Discovery +</a> board. +<br><br> +This project includes a PCB edge defined as the same size as the STM32F100 Discovery +board with the connectors placed correctly to align the two boards. All IO present on the +Discovery board is connected to the project through 0.1" expansion headers. +<br><br> +<P ALIGN=CENTER><IMG SRC="board_stm32vl_discovery.png" NAME="brd" ALIGN=BOTTOM +BORDER=0><BR><BR><BR><BR> +</P> +(c)2012 Kerusey Karyu<br> +</body> +</html> diff --git a/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield-cache.lib b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield-cache.lib new file mode 100644 index 00000000..38f0713e --- /dev/null +++ b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield-cache.lib @@ -0,0 +1,106 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# +3V3 +# +DEF +3V3 #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -150 50 H I C CNN +F1 "+3V3" 0 140 50 H V C CNN +F2 "" 0 0 50 H V C CNN +F3 "" 0 0 50 H V C CNN +ALIAS +3.3V +DRAW +P 2 0 1 0 -30 50 0 100 N +P 2 0 1 0 0 0 0 100 N +P 2 0 1 0 0 100 30 50 N +X +3V3 1 0 0 0 U 50 50 1 1 W N +ENDDRAW +ENDDEF +# +# +5V +# +DEF +5V #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -150 50 H I C CNN +F1 "+5V" 0 140 50 H V C CNN +F2 "" 0 0 50 H V C CNN +F3 "" 0 0 50 H V C CNN +DRAW +P 2 0 1 0 -30 50 0 100 N +P 2 0 1 0 0 0 0 100 N +P 2 0 1 0 0 100 30 50 N +X +5V 1 0 0 0 U 50 50 1 1 W N +ENDDRAW +ENDDEF +# +# CONN28 +# +DEF CONN28 P 0 40 Y N 1 F N +F0 "P" -50 0 60 V V C CNN +F1 "CONN28" 50 0 60 V V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -100 -1400 150 1400 0 1 0 f +X P1 1 -350 1350 250 R 50 50 1 1 P I +X P2 2 -350 1250 250 R 50 50 1 1 P I +X P3 3 -350 1150 250 R 50 50 1 1 P I +X P4 4 -350 1050 250 R 50 50 1 1 P I +X P5 5 -350 950 250 R 50 50 1 1 P I +X P6 6 -350 850 250 R 50 50 1 1 P I +X P7 7 -350 750 250 R 50 50 1 1 P I +X P8 8 -350 650 250 R 50 50 1 1 P I +X P9 9 -350 550 250 R 50 50 1 1 P I +X P10 10 -350 450 250 R 50 50 1 1 P I +X P20 20 -350 -550 250 R 50 50 1 1 P I +X P11 11 -350 350 250 R 50 50 1 1 P I +X P21 21 -350 -650 250 R 50 50 1 1 P I +X P12 12 -350 250 250 R 50 50 1 1 P I +X P22 22 -350 -750 250 R 50 50 1 1 P I +X P13 13 -350 150 250 R 50 50 1 1 P I +X P23 23 -350 -850 250 R 50 50 1 1 P I +X P14 14 -350 50 250 R 50 50 1 1 P I +X P24 24 -350 -950 250 R 50 50 1 1 P I +X P15 15 -350 -50 250 R 50 50 1 1 P I +X P25 25 -350 -1050 250 R 50 50 1 1 P I +X P16 16 -350 -150 250 R 50 50 1 1 P I +X P26 26 -350 -1150 250 R 50 50 1 1 P I +X P17 17 -350 -250 250 R 50 50 1 1 P I +X P27 27 -350 -1250 250 R 50 50 1 1 P I +X P18 18 -350 -350 250 R 50 50 1 1 P I +X P28 28 -350 -1350 250 R 50 50 1 1 P I +X P19 19 -350 -450 250 R 50 50 1 1 P I +ENDDRAW +ENDDEF +# +# CONN6 +# +DEF CONN6 P 0 40 Y N 1 F N +F0 "P" -50 0 60 V V C CNN +F1 "CONN6" 50 0 60 V V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -100 -300 150 300 0 1 0 f +X P1 1 -350 250 250 R 50 50 1 1 P I +X P2 2 -350 150 250 R 50 50 1 1 P I +X P3 3 -350 50 250 R 50 50 1 1 P I +X P4 4 -350 -50 250 R 50 50 1 1 P I +X P5 5 -350 -150 250 R 50 50 1 1 P I +X P6 6 -350 -250 250 R 50 50 1 1 P I +ENDDRAW +ENDDEF +# +# GND +# +DEF GND #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -250 50 H I C CNN +F1 "GND" 0 -150 50 H V C CNN +F2 "" 0 0 50 H V C CNN +F3 "" 0 0 50 H V C CNN +DRAW +P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N +X GND 1 0 0 0 D 50 50 1 1 W N +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.dcm b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.dcm new file mode 100644 index 00000000..1ed18ec8 --- /dev/null +++ b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.dcm @@ -0,0 +1,13 @@ +EESchema-DOCLIB Version 2.0 Date: 2012-10-20 11:34:59 +# +$CMP CONN28 +D Symbole general de connexion +K CONN +$ENDCMP +# +$CMP CONN6 +D Symbole general de connexion +K CONN +$ENDCMP +# +#End Doc Library diff --git a/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.kicad_pcb b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.kicad_pcb new file mode 100644 index 00000000..48af8e05 --- /dev/null +++ b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.kicad_pcb @@ -0,0 +1,277 @@ +(kicad_pcb (version 4) (host pcbnew 4.0.5) + + (general + (links 3) + (no_connects 3) + (area 32.945069 34.215069 76.274931 118.819931) + (thickness 1.6002) + (drawings 5) + (tracks 0) + (zones 0) + (modules 3) + (nets 2) + ) + + (page A3) + (title_block + (title "STM32 Value Line Discovery - Shiled board") + (rev 1.0) + ) + + (layers + (0 F.Cu signal) + (31 B.Cu signal) + (32 B.Adhes user) + (33 F.Adhes user) + (34 B.Paste user) + (35 F.Paste user) + (36 B.SilkS user) + (37 F.SilkS user) + (38 B.Mask user) + (39 F.Mask user) + (40 Dwgs.User user) + (41 Cmts.User user) + (42 Eco1.User user) + (43 Eco2.User user) + (44 Edge.Cuts user) + ) + + (setup + (last_trace_width 0.254) + (trace_clearance 0.254) + (zone_clearance 0.508) + (zone_45_only no) + (trace_min 0.254) + (segment_width 0.20066) + (edge_width 0.14986) + (via_size 0.889) + (via_drill 0.635) + (via_min_size 0.889) + (via_min_drill 0.508) + (uvia_size 0.508) + (uvia_drill 0.127) + (uvias_allowed no) + (uvia_min_size 0.508) + (uvia_min_drill 0.127) + (pcb_text_width 0.29972) + (pcb_text_size 1.00076 1.00076) + (mod_edge_width 0.14986) + (mod_text_size 1.00076 1.00076) + (mod_text_width 0.14986) + (pad_size 1.00076 1.00076) + (pad_drill 0.59944) + (pad_to_mask_clearance 0) + (aux_axis_origin 0 0) + (visible_elements 7FFFFFFF) + (pcbplotparams + (layerselection 0x00030_80000001) + (usegerberextensions true) + (excludeedgelayer true) + (linewidth 0.150000) + (plotframeref false) + (viasonmask false) + (mode 1) + (useauxorigin false) + (hpglpennumber 1) + (hpglpenspeed 20) + (hpglpendiameter 15) + (hpglpenoverlay 2) + (psnegative false) + (psa4output false) + (plotreference true) + (plotvalue true) + (plotinvisibletext false) + (padsonsilk false) + (subtractmaskfromsilk false) + (outputformat 1) + (mirror false) + (drillshape 1) + (scaleselection 1) + (outputdirectory "")) + ) + + (net 0 "") + (net 1 GND) + + (net_class Default "To jest domyślna klasa połączeń." + (clearance 0.254) + (trace_width 0.254) + (via_dia 0.889) + (via_drill 0.635) + (uvia_dia 0.508) + (uvia_drill 0.127) + (add_net GND) + ) + + (module Pin_Headers:Pin_Header_Straight_1x28 locked (layer F.Cu) (tedit 0) (tstamp 50827CA8) + (at 69.85 107.95 180) + (descr "Through hole pin header") + (tags "pin header") + (path /50827286) + (fp_text reference P2 (at 0 -5.1 180) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value CONN28 (at 0 -3.1 180) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_line (start -1.75 -1.75) (end -1.75 70.35) (layer F.CrtYd) (width 0.05)) + (fp_line (start 1.75 -1.75) (end 1.75 70.35) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.75 70.35) (end 1.75 70.35) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.27 1.27) (end -1.27 69.85) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.27 69.85) (end 1.27 69.85) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.27 69.85) (end 1.27 1.27) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) + (pad 1 thru_hole rect (at 0 0 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 1 GND)) + (pad 2 thru_hole oval (at 0 2.54 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 3 thru_hole oval (at 0 5.08 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 4 thru_hole oval (at 0 7.62 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 5 thru_hole oval (at 0 10.16 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 6 thru_hole oval (at 0 12.7 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 7 thru_hole oval (at 0 15.24 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 8 thru_hole oval (at 0 17.78 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 9 thru_hole oval (at 0 20.32 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 10 thru_hole oval (at 0 22.86 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 11 thru_hole oval (at 0 25.4 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 12 thru_hole oval (at 0 27.94 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 13 thru_hole oval (at 0 30.48 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 14 thru_hole oval (at 0 33.02 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 15 thru_hole oval (at 0 35.56 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 16 thru_hole oval (at 0 38.1 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 17 thru_hole oval (at 0 40.64 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 18 thru_hole oval (at 0 43.18 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 19 thru_hole oval (at 0 45.72 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 20 thru_hole oval (at 0 48.26 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 21 thru_hole oval (at 0 50.8 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 22 thru_hole oval (at 0 53.34 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 23 thru_hole oval (at 0 55.88 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 24 thru_hole oval (at 0 58.42 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 25 thru_hole oval (at 0 60.96 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 26 thru_hole oval (at 0 63.5 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 27 thru_hole oval (at 0 66.04 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 28 thru_hole oval (at 0 68.58 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 1 GND)) + (model Pin_Headers.3dshapes/Pin_Header_Straight_1x28.wrl + (at (xyz 0 -1.35 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 90)) + ) + ) + + (module Pin_Headers:Pin_Header_Straight_1x28 locked (layer F.Cu) (tedit 0) (tstamp 50827C84) + (at 39.37 39.37) + (descr "Through hole pin header") + (tags "pin header") + (path /50827277) + (fp_text reference P1 (at 0 -5.1) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value CONN28 (at 0 -3.1) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_line (start -1.75 -1.75) (end -1.75 70.35) (layer F.CrtYd) (width 0.05)) + (fp_line (start 1.75 -1.75) (end 1.75 70.35) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.75 70.35) (end 1.75 70.35) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.27 1.27) (end -1.27 69.85) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.27 69.85) (end 1.27 69.85) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.27 69.85) (end 1.27 1.27) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) + (pad 1 thru_hole rect (at 0 0) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 1 GND)) + (pad 2 thru_hole oval (at 0 2.54) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 3 thru_hole oval (at 0 5.08) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 4 thru_hole oval (at 0 7.62) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 5 thru_hole oval (at 0 10.16) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 6 thru_hole oval (at 0 12.7) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 7 thru_hole oval (at 0 15.24) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 8 thru_hole oval (at 0 17.78) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 9 thru_hole oval (at 0 20.32) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 10 thru_hole oval (at 0 22.86) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 11 thru_hole oval (at 0 25.4) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 12 thru_hole oval (at 0 27.94) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 13 thru_hole oval (at 0 30.48) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 14 thru_hole oval (at 0 33.02) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 15 thru_hole oval (at 0 35.56) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 16 thru_hole oval (at 0 38.1) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 17 thru_hole oval (at 0 40.64) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 18 thru_hole oval (at 0 43.18) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 19 thru_hole oval (at 0 45.72) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 20 thru_hole oval (at 0 48.26) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 21 thru_hole oval (at 0 50.8) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 22 thru_hole oval (at 0 53.34) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 23 thru_hole oval (at 0 55.88) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 24 thru_hole oval (at 0 58.42) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 25 thru_hole oval (at 0 60.96) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 26 thru_hole oval (at 0 63.5) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 27 thru_hole oval (at 0 66.04) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 28 thru_hole oval (at 0 68.58) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 1 GND)) + (model Pin_Headers.3dshapes/Pin_Header_Straight_1x28.wrl + (at (xyz 0 -1.35 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 90)) + ) + ) + + (module Pin_Headers:Pin_Header_Straight_1x06 (layer F.Cu) (tedit 0) (tstamp 50827C60) + (at 49.53 113.03 90) + (descr "Through hole pin header") + (tags "pin header") + (path /50827295) + (fp_text reference P3 (at 0 -5.1 90) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value CONN6 (at 0 -3.1 90) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_line (start -1.75 -1.75) (end -1.75 14.45) (layer F.CrtYd) (width 0.05)) + (fp_line (start 1.75 -1.75) (end 1.75 14.45) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.75 14.45) (end 1.75 14.45) (layer F.CrtYd) (width 0.05)) + (fp_line (start 1.27 1.27) (end 1.27 13.97) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.27 13.97) (end -1.27 13.97) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.27 13.97) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) + (pad 1 thru_hole rect (at 0 0 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 2 thru_hole oval (at 0 2.54 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 3 thru_hole oval (at 0 5.08 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 4 thru_hole oval (at 0 7.62 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 5 thru_hole oval (at 0 10.16 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (pad 6 thru_hole oval (at 0 12.7 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) + (model Pin_Headers.3dshapes/Pin_Header_Straight_1x06.wrl + (at (xyz 0 -0.25 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 90)) + ) + ) + + (gr_text "STM32 Value Line Discovery - Shield" (at 48.133 117.475) (layer F.SilkS) + (effects (font (size 1.00076 1.00076) (thickness 0.25146))) + ) + (gr_line (start 33.02 34.29) (end 33.02 118.745) (angle 90) (layer Edge.Cuts) (width 0.14986)) + (gr_line (start 76.2 118.745) (end 76.2 34.29) (angle 90) (layer Edge.Cuts) (width 0.14986)) + (gr_line (start 76.2 118.745) (end 33.02 118.745) (angle 90) (layer Edge.Cuts) (width 0.14986)) + (gr_line (start 33.02 34.29) (end 76.2 34.29) (angle 90) (layer Edge.Cuts) (width 0.14986)) + + (zone (net 1) (net_name GND) (layer B.Cu) (tstamp 50827DC8) (hatch edge 0.508) + (connect_pads (clearance 0.508)) + (min_thickness 0.254) + (fill (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.889)) + (polygon + (pts + (xy 76.073 118.618) (xy 33.147 118.618) (xy 33.147 34.417) (xy 76.073 34.417) + ) + ) + ) +) diff --git a/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.lib b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.lib new file mode 100644 index 00000000..9edc5413 --- /dev/null +++ b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.lib @@ -0,0 +1,58 @@ +EESchema-LIBRARY Version 2.3 Date: 2012-10-20 11:34:59 +#encoding utf-8 +# +# CONN28 +# +DEF CONN28 P 0 40 Y N 1 F N +F0 "P" -50 0 60 V V C CNN +F1 "CONN28" 50 0 60 V V C CNN +DRAW +S -100 -1400 150 1400 0 1 0 f +X P1 1 -350 1350 250 R 50 50 1 1 P I +X P2 2 -350 1250 250 R 50 50 1 1 P I +X P3 3 -350 1150 250 R 50 50 1 1 P I +X P4 4 -350 1050 250 R 50 50 1 1 P I +X P5 5 -350 950 250 R 50 50 1 1 P I +X P6 6 -350 850 250 R 50 50 1 1 P I +X P7 7 -350 750 250 R 50 50 1 1 P I +X P8 8 -350 650 250 R 50 50 1 1 P I +X P9 9 -350 550 250 R 50 50 1 1 P I +X P10 10 -350 450 250 R 50 50 1 1 P I +X P20 20 -350 -550 250 R 50 50 1 1 P I +X P11 11 -350 350 250 R 50 50 1 1 P I +X P21 21 -350 -650 250 R 50 50 1 1 P I +X P12 12 -350 250 250 R 50 50 1 1 P I +X P22 22 -350 -750 250 R 50 50 1 1 P I +X P13 13 -350 150 250 R 50 50 1 1 P I +X P23 23 -350 -850 250 R 50 50 1 1 P I +X P14 14 -350 50 250 R 50 50 1 1 P I +X P24 24 -350 -950 250 R 50 50 1 1 P I +X P15 15 -350 -50 250 R 50 50 1 1 P I +X P25 25 -350 -1050 250 R 50 50 1 1 P I +X P16 16 -350 -150 250 R 50 50 1 1 P I +X P26 26 -350 -1150 250 R 50 50 1 1 P I +X P17 17 -350 -250 250 R 50 50 1 1 P I +X P27 27 -350 -1250 250 R 50 50 1 1 P I +X P18 18 -350 -350 250 R 50 50 1 1 P I +X P28 28 -350 -1350 250 R 50 50 1 1 P I +X P19 19 -350 -450 250 R 50 50 1 1 P I +ENDDRAW +ENDDEF +# +# CONN6 +# +DEF CONN6 P 0 40 Y N 1 F N +F0 "P" -50 0 60 V V C CNN +F1 "CONN6" 50 0 60 V V C CNN +DRAW +S -100 -300 150 300 0 1 0 f +X P1 1 -350 250 250 R 50 50 1 1 P I +X P2 2 -350 150 250 R 50 50 1 1 P I +X P3 3 -350 50 250 R 50 50 1 1 P I +X P4 4 -350 -50 250 R 50 50 1 1 P I +X P5 5 -350 -150 250 R 50 50 1 1 P I +X P6 6 -350 -250 250 R 50 50 1 1 P I +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.pro b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.pro new file mode 100644 index 00000000..2e6bde0f --- /dev/null +++ b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.pro @@ -0,0 +1,59 @@ +update=13/12/2016 09:10:33 +version=1 +last_client=kicad +[general] +version=1 +[cvpcb] +version=1 +NetIExt=net +[cvpcb/libraries] +EquName1=devcms +[pcbnew] +version=1 +LastNetListRead= +PadDrill=0.59944 +PadSizeH=1.00076 +PadSizeV=1.00076 +PcbTextSizeV=1.00076 +PcbTextSizeH=1.00076 +PcbTextThickness=0.29972 +ModuleTextSizeV=1.00076 +ModuleTextSizeH=1.00076 +ModuleTextSizeThickness=0.14986 +SolderMaskClearance=0 +DrawSegmentWidth=0.20066 +BoardOutlineThickness=0.14986 +ModuleOutlineThickness=0.14986 +[pcbnew/libraries] +LibDir= +LibName1=stm32f100-discovery-shield +LibName2=sockets +LibName3=connect +LibName4=discret +LibName5=pin_array +LibName6=divers +LibName7=libcms +LibName8=display +LibName9=led +LibName10=dip_sockets +LibName11=pga_sockets +LibName12=valves +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=stm32f100-discovery-shield +LibName2=stm32 +LibName3=power +LibName4=device +LibName5=transistors +LibName6=conn +LibName7=linear +LibName8=regul +LibName9=74xx +LibName10=adc-dac +LibName11=memory +LibName12=microcontrollers +LibName13=microchip +LibName14=analog_switches +LibName15=display diff --git a/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.sch b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.sch new file mode 100644 index 00000000..0dea3e9e --- /dev/null +++ b/library/kicadLibrary/template/stm32f100-discovery-shield/stm32f100-discovery-shield.sch @@ -0,0 +1,361 @@ +EESchema Schematic File Version 2 +LIBS:stm32f100-discovery-shield +LIBS:stm32 +LIBS:power +LIBS:device +LIBS:transistors +LIBS:conn +LIBS:linear +LIBS:regul +LIBS:74xx +LIBS:adc-dac +LIBS:memory +LIBS:microcontrollers +LIBS:microchip +LIBS:analog_switches +LIBS:display +LIBS:stm32f100-discovery-shield-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "STM32 Value Line Discovery - Shiled board" +Date "20 oct 2012" +Rev "1.0" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L CONN28 P1 +U 1 1 50827277 +P 10800 1950 +F 0 "P1" V 10750 1950 60 0000 C CNN +F 1 "CONN28" V 10850 1950 60 0000 C CNN +F 2 "Pin_Headers:Pin_Header_Straight_1x28" V 11000 1950 30 0000 C CNN +F 3 "" H 10800 1950 60 0001 C CNN + 1 10800 1950 + 1 0 0 -1 +$EndComp +$Comp +L CONN28 P2 +U 1 1 50827286 +P 10800 4850 +F 0 "P2" V 10750 4850 60 0000 C CNN +F 1 "CONN28" V 10850 4850 60 0000 C CNN +F 2 "Pin_Headers:Pin_Header_Straight_1x28" V 11000 4850 30 0000 C CNN +F 3 "" H 10800 4850 60 0001 C CNN + 1 10800 4850 + 1 0 0 1 +$EndComp +$Comp +L CONN6 P3 +U 1 1 50827295 +P 9000 850 +F 0 "P3" V 8950 850 60 0000 C CNN +F 1 "CONN6" V 9050 850 60 0000 C CNN +F 2 "stm32f100-discovery-shield:PIN_ARRAY_6X1" V 9200 850 30 0000 C CNN +F 3 "" H 9000 850 60 0001 C CNN + 1 9000 850 + 1 0 0 -1 +$EndComp +Wire Wire Line + 10450 600 10350 600 +Wire Wire Line + 10450 800 10150 800 +Wire Wire Line + 10450 900 10150 900 +Wire Wire Line + 10450 1000 10150 1000 +Wire Wire Line + 10450 1100 10150 1100 +Wire Wire Line + 10450 1200 10150 1200 +Wire Wire Line + 10450 1300 10150 1300 +Wire Wire Line + 10450 1400 10150 1400 +Wire Wire Line + 10450 1500 10150 1500 +Wire Wire Line + 10450 1600 10150 1600 +Wire Wire Line + 10450 1700 10150 1700 +Wire Wire Line + 10450 1800 10150 1800 +Wire Wire Line + 10450 1900 10150 1900 +Wire Wire Line + 10450 2000 10150 2000 +Wire Wire Line + 10450 2100 10150 2100 +Wire Wire Line + 10450 2200 10150 2200 +Wire Wire Line + 10450 2300 10150 2300 +Wire Wire Line + 10450 2400 10150 2400 +Wire Wire Line + 10450 2500 10150 2500 +Wire Wire Line + 10450 2600 10150 2600 +Wire Wire Line + 10450 2700 10150 2700 +Wire Wire Line + 10450 2800 10150 2800 +Wire Wire Line + 10450 2900 10150 2900 +Wire Wire Line + 10450 3000 10150 3000 +Wire Wire Line + 10450 3100 10150 3100 +Wire Wire Line + 10450 3200 10150 3200 +Wire Wire Line + 10450 3300 10150 3300 +Wire Wire Line + 10450 3500 10150 3500 +Wire Wire Line + 10450 3700 10150 3700 +Wire Wire Line + 10450 3800 10150 3800 +Wire Wire Line + 10450 3900 10150 3900 +Wire Wire Line + 10450 4000 10150 4000 +Wire Wire Line + 10450 4100 10150 4100 +Wire Wire Line + 10450 4200 10150 4200 +Wire Wire Line + 10450 4300 10150 4300 +Wire Wire Line + 10450 4400 10150 4400 +Wire Wire Line + 10450 4500 10150 4500 +Wire Wire Line + 10450 4600 10150 4600 +Wire Wire Line + 10450 4700 10150 4700 +Wire Wire Line + 10450 4800 10150 4800 +Wire Wire Line + 10450 4900 10150 4900 +Wire Wire Line + 10450 5000 10150 5000 +Wire Wire Line + 10450 5100 10150 5100 +Wire Wire Line + 10450 5200 10150 5200 +Wire Wire Line + 10450 5300 10150 5300 +Wire Wire Line + 10450 5400 10150 5400 +Wire Wire Line + 10450 5500 10150 5500 +Wire Wire Line + 10450 5600 10150 5600 +Wire Wire Line + 10450 5700 10150 5700 +Wire Wire Line + 10450 5800 10150 5800 +Wire Wire Line + 10450 5900 10150 5900 +Wire Wire Line + 10450 6000 10150 6000 +Wire Wire Line + 10450 6100 10150 6100 +Wire Wire Line + 10450 6200 10150 6200 +Wire Wire Line + 8650 600 8350 600 +Wire Wire Line + 8650 700 8350 700 +Wire Wire Line + 8650 800 8350 800 +Wire Wire Line + 8650 900 8350 900 +Wire Wire Line + 8650 1000 8350 1000 +Wire Wire Line + 8650 1100 8350 1100 +Text Label 8400 600 0 40 ~ 0 +PB10 +Text Label 8400 700 0 40 ~ 0 +PB11 +Text Label 8400 800 0 40 ~ 0 +PB12 +Text Label 8400 900 0 40 ~ 0 +PB13 +Text Label 8400 1000 0 40 ~ 0 +PB14 +Text Label 8400 1100 0 40 ~ 0 +PB15 +NoConn ~ 10450 700 +NoConn ~ 10450 3600 +$Comp +L GND #PWR01 +U 1 1 50827354 +P 10350 600 +F 0 "#PWR01" H 10350 350 50 0001 C CNN +F 1 "GND" H 10350 450 50 0000 C CNN +F 2 "" H 10350 600 50 0000 C CNN +F 3 "" H 10350 600 50 0000 C CNN + 1 10350 600 + 0 1 1 0 +$EndComp +$Comp +L GND #PWR02 +U 1 1 50827361 +P 10150 3300 +F 0 "#PWR02" H 10150 3050 50 0001 C CNN +F 1 "GND" H 10150 3150 50 0000 C CNN +F 2 "" H 10150 3300 50 0000 C CNN +F 3 "" H 10150 3300 50 0000 C CNN + 1 10150 3300 + 0 1 1 0 +$EndComp +$Comp +L GND #PWR03 +U 1 1 50827367 +P 10150 3500 +F 0 "#PWR03" H 10150 3250 50 0001 C CNN +F 1 "GND" H 10150 3350 50 0000 C CNN +F 2 "" H 10150 3500 50 0000 C CNN +F 3 "" H 10150 3500 50 0000 C CNN + 1 10150 3500 + 0 1 1 0 +$EndComp +$Comp +L GND #PWR04 +U 1 1 5082736D +P 10150 6200 +F 0 "#PWR04" H 10150 5950 50 0001 C CNN +F 1 "GND" H 10150 6050 50 0000 C CNN +F 2 "" H 10150 6200 50 0000 C CNN +F 3 "" H 10150 6200 50 0000 C CNN + 1 10150 6200 + 0 1 1 0 +$EndComp +$Comp +L +3.3V #PWR05 +U 1 1 50827375 +P 10150 800 +F 0 "#PWR05" H 10150 650 50 0001 C CNN +F 1 "+3.3V" H 10150 940 50 0000 C CNN +F 2 "" H 10150 800 50 0000 C CNN +F 3 "" H 10150 800 50 0000 C CNN + 1 10150 800 + 0 -1 -1 0 +$EndComp +$Comp +L +5V #PWR06 +U 1 1 50827384 +P 10150 3700 +F 0 "#PWR06" H 10150 3550 50 0001 C CNN +F 1 "+5V" H 10150 3840 50 0000 C CNN +F 2 "" H 10150 3700 50 0000 C CNN +F 3 "" H 10150 3700 50 0000 C CNN + 1 10150 3700 + 0 -1 -1 0 +$EndComp +Text Label 10200 900 0 40 ~ 0 +VBAT +Text Label 10200 1000 0 40 ~ 0 +PC13 +Text Label 10200 1100 0 40 ~ 0 +PC14 +Text Label 10200 1200 0 40 ~ 0 +PC15 +Text Label 10200 1300 0 40 ~ 0 +PD0 +Text Label 10200 1400 0 40 ~ 0 +PD1 +Text Label 10200 1500 0 40 ~ 0 +RST +Text Label 10200 1600 0 40 ~ 0 +PC0 +Text Label 10200 1700 0 40 ~ 0 +PC1 +Text Label 10200 1800 0 40 ~ 0 +PC2 +Text Label 10200 1900 0 40 ~ 0 +PC3 +Text Label 10200 2000 0 40 ~ 0 +PA0 +Text Label 10200 2100 0 40 ~ 0 +PA1 +Text Label 10200 2200 0 40 ~ 0 +PA2 +Text Label 10200 2300 0 40 ~ 0 +PA3 +Text Label 10200 2400 0 40 ~ 0 +PA4 +Text Label 10200 2500 0 40 ~ 0 +PA5 +Text Label 10200 2600 0 40 ~ 0 +PA6 +Text Label 10200 2700 0 40 ~ 0 +PA7 +Text Label 10200 2800 0 40 ~ 0 +PC4 +Text Label 10200 2900 0 40 ~ 0 +PC5 +Text Label 10200 3000 0 40 ~ 0 +PB0 +Text Label 10200 3100 0 40 ~ 0 +PB1 +Text Label 10200 3200 0 40 ~ 0 +PB2 +Text Label 10200 3800 0 40 ~ 0 +PB9 +Text Label 10200 3900 0 40 ~ 0 +PB8 +Text Label 10200 4000 0 40 ~ 0 +BOOT +Text Label 10200 4100 0 40 ~ 0 +PB7 +Text Label 10200 4200 0 40 ~ 0 +PB6 +Text Label 10200 4300 0 40 ~ 0 +PB5 +Text Label 10200 4400 0 40 ~ 0 +PB4 +Text Label 10200 4500 0 40 ~ 0 +PB3 +Text Label 10200 4600 0 40 ~ 0 +PD2 +Text Label 10200 4700 0 40 ~ 0 +PC12 +Text Label 10200 4800 0 40 ~ 0 +PC11 +Text Label 10200 4900 0 40 ~ 0 +PC10 +Text Label 10200 5000 0 40 ~ 0 +PA15 +Text Label 10200 5100 0 40 ~ 0 +PA14 +Text Label 10200 5200 0 40 ~ 0 +PA13 +Text Label 10200 5300 0 40 ~ 0 +PA12 +Text Label 10200 5400 0 40 ~ 0 +PA11 +Text Label 10200 5500 0 40 ~ 0 +PA10 +Text Label 10200 5700 0 40 ~ 0 +PA8 +Text Label 10200 5600 0 40 ~ 0 +PA9 +Text Label 10200 5800 0 40 ~ 0 +PC9 +Text Label 10200 5900 0 40 ~ 0 +PC8 +Text Label 10200 6000 0 40 ~ 0 +PC7 +Text Label 10200 6100 0 40 ~ 0 +PC6 +$EndSCHEMATC |
