diff options
Diffstat (limited to 'library/SubcircuitLibrary/SN74LVC1G29/7429.cir.out')
| -rw-r--r-- | library/SubcircuitLibrary/SN74LVC1G29/7429.cir.out | 44 |
1 files changed, 44 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/SN74LVC1G29/7429.cir.out b/library/SubcircuitLibrary/SN74LVC1G29/7429.cir.out new file mode 100644 index 00000000..182d14b6 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC1G29/7429.cir.out @@ -0,0 +1,44 @@ +* c:\fossee\esim\library\subcircuitlibrary\7429\7429.cir + +* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter +* u3 net-_u1-pad2_ net-_u3-pad2_ d_inverter +* u6 net-_u1-pad2_ net-_u4-pad2_ net-_u6-pad3_ d_and +* u4 net-_u1-pad3_ net-_u4-pad2_ d_inverter +* u5 net-_u1-pad2_ net-_u1-pad3_ net-_u5-pad3_ d_and +* u9 net-_u2-pad2_ net-_u3-pad2_ net-_u1-pad4_ d_nand +* u7 net-_u2-pad2_ net-_u6-pad3_ net-_u1-pad5_ d_nand +* u8 net-_u2-pad2_ net-_u5-pad3_ net-_u1-pad6_ d_nand +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ port +a1 net-_u1-pad1_ net-_u2-pad2_ u2 +a2 net-_u1-pad2_ net-_u3-pad2_ u3 +a3 [net-_u1-pad2_ net-_u4-pad2_ ] net-_u6-pad3_ u6 +a4 net-_u1-pad3_ net-_u4-pad2_ u4 +a5 [net-_u1-pad2_ net-_u1-pad3_ ] net-_u5-pad3_ u5 +a6 [net-_u2-pad2_ net-_u3-pad2_ ] net-_u1-pad4_ u9 +a7 [net-_u2-pad2_ net-_u6-pad3_ ] net-_u1-pad5_ u7 +a8 [net-_u2-pad2_ net-_u5-pad3_ ] net-_u1-pad6_ u8 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u5 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u9 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u7 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u8 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end |