diff options
Diffstat (limited to 'library/SubcircuitLibrary/SN54LS183')
17 files changed, 2041 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/SN54LS183/INVCMOS-cache.lib b/library/SubcircuitLibrary/SN54LS183/INVCMOS-cache.lib new file mode 100644 index 00000000..cc25b0c9 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/INVCMOS-cache.lib @@ -0,0 +1,146 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# DC +# +DEF DC v 0 40 Y Y 1 F N +F0 "v" -200 100 60 H V C CNN +F1 "DC" -200 -50 60 H V C CNN +F2 "R1" -300 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +$FPLIST + 1_pin +$ENDFPLIST +DRAW +C 0 0 150 0 1 0 N +X + 1 0 450 300 D 50 50 1 1 w +X - 2 0 -450 300 U 50 50 1 1 w +ENDDRAW +ENDDEF +# +# GND +# +DEF GND #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -250 50 H I C CNN +F1 "GND" 0 -150 50 H V C CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +DRAW +P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N +X GND 1 0 0 0 D 50 50 1 1 W N +ENDDRAW +ENDDEF +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# eSim_C +# +DEF eSim_C C 0 10 N Y 1 F N +F0 "C" 25 100 50 H V L CNN +F1 "eSim_C" 25 -100 50 H V L CNN +F2 "" 38 -150 30 H V C CNN +F3 "" 0 0 60 H V C CNN +$FPLIST + C_* +$ENDFPLIST +DRAW +P 2 0 1 20 -80 -30 80 -30 N +P 2 0 1 20 -80 30 80 30 N +X ~ 1 0 150 110 D 40 40 1 1 P +X ~ 2 0 -150 110 U 40 40 1 1 P +ENDDRAW +ENDDEF +# +# eSim_MOS_N +# +DEF eSim_MOS_N M 0 0 Y N 1 F N +F0 "M" 0 -150 50 H V R CNN +F1 "eSim_MOS_N" 100 -50 50 H V R CNN +F2 "" 300 -300 29 H V C CNN +F3 "" 100 -200 60 H V C CNN +DRAW +C 150 -200 111 0 1 10 N +P 2 0 1 10 130 -290 130 -250 N +P 2 0 1 0 130 -270 200 -270 N +P 2 0 1 10 130 -220 130 -180 N +P 2 0 1 0 130 -200 200 -200 N +P 2 0 1 10 130 -150 130 -110 N +P 2 0 1 0 130 -130 200 -130 N +P 2 0 1 0 200 -300 200 -270 N +P 2 0 1 0 200 -130 200 -100 N +P 3 0 1 10 110 -275 110 -125 110 -125 N +P 3 0 1 0 200 -200 300 -200 300 -250 N +P 4 0 1 0 140 -200 180 -215 180 -185 140 -200 F +X D 1 200 0 100 D 50 50 1 1 P +X G 2 -100 -200 210 R 50 50 1 1 P +X S 3 200 -400 100 U 50 50 1 1 P +X B 4 300 -350 98 U 47 47 1 1 P +ENDDRAW +ENDDEF +# +# eSim_MOS_P +# +DEF eSim_MOS_P M 0 0 Y N 1 F N +F0 "M" -50 50 50 H V R CNN +F1 "eSim_MOS_P" 50 150 50 H V R CNN +F2 "" 250 100 29 H V C CNN +F3 "" 50 0 60 H V C CNN +DRAW +C 100 0 111 0 1 10 N +P 2 0 1 0 80 -70 150 -70 N +P 2 0 1 10 80 -50 80 -90 N +P 2 0 1 0 80 0 150 0 N +P 2 0 1 10 80 20 80 -20 N +P 2 0 1 0 80 70 150 70 N +P 2 0 1 10 80 90 80 50 N +P 2 0 1 0 150 -70 150 -100 N +P 2 0 1 0 150 100 150 70 N +P 3 0 1 10 60 75 60 -75 60 -75 N +P 3 0 1 0 150 0 250 0 250 -50 N +P 4 0 1 0 140 0 100 -15 100 15 140 0 F +X D 1 150 200 100 D 50 50 1 1 P +X G 2 -150 0 210 R 50 50 1 1 P +X S 3 150 -200 100 U 50 50 1 1 P +X B 4 250 -150 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/SN54LS183/INVCMOS.cir b/library/SubcircuitLibrary/SN54LS183/INVCMOS.cir new file mode 100644 index 00000000..44f1df81 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/INVCMOS.cir @@ -0,0 +1,15 @@ +* /home/saurabh/Downloads/eSim-1.1.2/src/SubcircuitLibrary/INVCMOS/INVCMOS.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: Sun Aug 25 17:34:16 2019 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U1 Net-_M1-Pad2_ Net-_C1-Pad1_ PORT +M1 Net-_C1-Pad1_ Net-_M1-Pad2_ GND GND eSim_MOS_N +M2 Net-_M2-Pad1_ Net-_M1-Pad2_ Net-_C1-Pad1_ Net-_M2-Pad1_ eSim_MOS_P +v1 Net-_M2-Pad1_ GND 5 +C1 Net-_C1-Pad1_ GND 1u + +.end diff --git a/library/SubcircuitLibrary/SN54LS183/INVCMOS.cir.out b/library/SubcircuitLibrary/SN54LS183/INVCMOS.cir.out new file mode 100644 index 00000000..cb2b6641 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/INVCMOS.cir.out @@ -0,0 +1,18 @@ +* /home/saurabh/downloads/esim-1.1.2/src/subcircuitlibrary/invcmos/invcmos.cir + +.include NMOS-180nm.lib +.include PMOS-180nm.lib +* u1 net-_m1-pad2_ net-_c1-pad1_ port +m1 net-_c1-pad1_ net-_m1-pad2_ gnd gnd CMOSN W=100u L=100u M=1 +m2 net-_m2-pad1_ net-_m1-pad2_ net-_c1-pad1_ net-_m2-pad1_ CMOSP W=100u L=100u M=1 +v1 net-_m2-pad1_ gnd 5 +c1 net-_c1-pad1_ gnd 1u +.tran 0e-03 0e-03 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/SN54LS183/INVCMOS.pro b/library/SubcircuitLibrary/SN54LS183/INVCMOS.pro new file mode 100644 index 00000000..81bd9ad4 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/INVCMOS.pro @@ -0,0 +1,70 @@ +update=Sun Aug 25 15:54:56 2019 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Subckt +LibName23=transistors +LibName24=conn +LibName25=eSim_Plot +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_User + diff --git a/library/SubcircuitLibrary/SN54LS183/INVCMOS.sch b/library/SubcircuitLibrary/SN54LS183/INVCMOS.sch new file mode 100644 index 00000000..13a7fc09 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/INVCMOS.sch @@ -0,0 +1,189 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:device +LIBS:transistors +LIBS:conn +LIBS:linear +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_User +LIBS:eSim_Plot +LIBS:eSim_PSpice +LIBS:eSim_Subckt +LIBS:INVCMOS-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "29 apr 2015" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +Wire Wire Line + 5900 4000 5900 4150 +Connection ~ 5800 2450 +Connection ~ 5800 4150 +Wire Wire Line + 5900 4150 5800 4150 +Connection ~ 5050 3350 +Wire Wire Line + 4000 3350 5050 3350 +Wire Wire Line + 5050 3850 5500 3850 +Wire Wire Line + 5050 2700 5050 3850 +Wire Wire Line + 5050 2700 5500 2700 +Wire Wire Line + 5800 3650 5800 2900 +Wire Wire Line + 5800 2500 5800 2300 +Connection ~ 4200 3350 +$Comp +L PORT U1 +U 1 1 5D6263BC +P 3750 3350 +F 0 "U1" H 3800 3450 30 0000 C CNN +F 1 "PORT" H 3750 3350 30 0000 C CNN +F 2 "" H 3750 3350 60 0000 C CNN +F 3 "" H 3750 3350 60 0000 C CNN + 1 3750 3350 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6050 3250 5800 3250 +Connection ~ 5800 3250 +Wire Wire Line + 5800 4050 5800 4550 +$Comp +L eSim_MOS_N M1 +U 1 1 5D6265DB +P 5600 3650 +F 0 "M1" H 5600 3500 50 0000 R CNN +F 1 "eSim_MOS_N" H 5700 3600 50 0000 R CNN +F 2 "" H 5900 3350 29 0000 C CNN +F 3 "" H 5700 3450 60 0000 C CNN + 1 5600 3650 + 1 0 0 -1 +$EndComp +$Comp +L eSim_MOS_P M2 +U 1 1 5D626659 +P 5650 2700 +F 0 "M2" H 5600 2750 50 0000 R CNN +F 1 "eSim_MOS_P" H 5700 2850 50 0000 R CNN +F 2 "" H 5900 2800 29 0000 C CNN +F 3 "" H 5700 2700 60 0000 C CNN + 1 5650 2700 + 1 0 0 -1 +$EndComp +Wire Wire Line + 5900 2850 6050 2850 +Wire Wire Line + 6050 2850 6050 2450 +Wire Wire Line + 6050 2450 5800 2450 +Connection ~ 6000 3250 +Connection ~ 5800 4300 +$Comp +L GND #PWR1 +U 1 1 5D626C59 +P 5800 4550 +F 0 "#PWR1" H 5800 4300 50 0001 C CNN +F 1 "GND" H 5800 4400 50 0000 C CNN +F 2 "" H 5800 4550 50 0001 C CNN +F 3 "" H 5800 4550 50 0001 C CNN + 1 5800 4550 + 1 0 0 -1 +$EndComp +$Comp +L DC v1 +U 1 1 5D626C7F +P 6250 2300 +F 0 "v1" H 6050 2400 60 0000 C CNN +F 1 "5" H 6050 2250 60 0000 C CNN +F 2 "R1" H 5950 2300 60 0000 C CNN +F 3 "" H 6250 2300 60 0000 C CNN + 1 6250 2300 + 0 -1 -1 0 +$EndComp +$Comp +L GND #PWR2 +U 1 1 5D626CF6 +P 6850 2300 +F 0 "#PWR2" H 6850 2050 50 0001 C CNN +F 1 "GND" H 6850 2150 50 0000 C CNN +F 2 "" H 6850 2300 50 0001 C CNN +F 3 "" H 6850 2300 50 0001 C CNN + 1 6850 2300 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6850 2300 6700 2300 +$Comp +L PORT U1 +U 2 1 5D626DCB +P 6300 3250 +F 0 "U1" H 6350 3350 30 0000 C CNN +F 1 "PORT" H 6300 3250 30 0000 C CNN +F 2 "" H 6300 3250 60 0000 C CNN +F 3 "" H 6300 3250 60 0000 C CNN + 2 6300 3250 + -1 0 0 1 +$EndComp +$Comp +L eSim_C C1 +U 1 1 5D62796C +P 6050 3850 +F 0 "C1" H 6075 3950 50 0000 L CNN +F 1 "1u" H 6075 3750 50 0000 L CNN +F 2 "" H 6088 3700 30 0000 C CNN +F 3 "" H 6050 3850 60 0000 C CNN + 1 6050 3850 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6050 3700 6050 3400 +Wire Wire Line + 6050 3400 6000 3400 +Wire Wire Line + 6000 3400 6000 3250 +Wire Wire Line + 6050 4000 6050 4300 +Wire Wire Line + 6050 4300 5800 4300 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/SN54LS183/INVCMOS.sub b/library/SubcircuitLibrary/SN54LS183/INVCMOS.sub new file mode 100644 index 00000000..2319995c --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/INVCMOS.sub @@ -0,0 +1,12 @@ +* Subcircuit INVCMOS +.subckt INVCMOS net-_m1-pad2_ net-_c1-pad1_ +* /home/saurabh/downloads/esim-1.1.2/src/subcircuitlibrary/invcmos/invcmos.cir +.include NMOS-180nm.lib +.include PMOS-180nm.lib +m1 net-_c1-pad1_ net-_m1-pad2_ gnd gnd CMOSN W=100u L=100u M=1 +m2 net-_m2-pad1_ net-_m1-pad2_ net-_c1-pad1_ net-_m2-pad1_ CMOSP W=100u L=100u M=1 +v1 net-_m2-pad1_ gnd 5 +c1 net-_c1-pad1_ gnd 1u +* Control Statements + +.ends INVCMOS
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN54LS183/INVCMOS_Previous_Values.xml b/library/SubcircuitLibrary/SN54LS183/INVCMOS_Previous_Values.xml new file mode 100644 index 00000000..e5bb98c7 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/INVCMOS_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source><v1 name="Source type">5</v1></source><model /><devicemodel><m1><field>/home/saurabh/Downloads/eSim-1.1.2/src/deviceModelLibrary/MOS/NMOS-180nm.lib</field><field /><field /><field /></m1><m2><field>/home/saurabh/Downloads/eSim-1.1.2/src/deviceModelLibrary/MOS/PMOS-180nm.lib</field><field /><field /><field /></m2></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time">0</field1><field2 name="Step Time">0</field2><field3 name="Stop Time">0</field3><field4 name="Start Combo">Sec</field4><field5 name="Step Combo">ms</field5><field6 name="Stop Combo">ms</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN54LS183/NMOS-180nm.lib b/library/SubcircuitLibrary/SN54LS183/NMOS-180nm.lib new file mode 100644 index 00000000..51e9b119 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/NMOS-180nm.lib @@ -0,0 +1,13 @@ +.model CMOSN NMOS (LEVEL=8 VERSION=3.2 TNOM=27 TOX=4.1E-9 XJ=1E-7 NCH=2.3549E17 VTH0=0.3823463 K1=0.5810697 ++ K2=4.774618E-3 K3=0.0431669 K3B=1.1498346 W0=1E-7 NLX=1.910552E-7 DVT0W=0 DVT1W=0 DVT2W=0 ++ DVT0=1.2894824 DVT1=0.3622063 DVT2=0.0713729 U0=280.633249 UA=-1.208537E-9 UB=2.158625E-18 ++ UC=5.342807E-11 VSAT=9.366802E4 A0=1.7593146 AGS=0.3939741 B0=-6.413949E-9 B1=-1E-7 KETA=-5.180424E-4 ++ A1=0 A2=1 RDSW=105.5517558 PRWG=0.5 PRWB=-0.1998871 WR=1 WINT=7.904732E-10 LINT=1.571424E-8 XL=0 ++ XW=-1E-8 DWG=1.297221E-9 DWB=1.479041E-9 VOFF=-0.0955434 NFACTOR=2.4358891 CIT=0 CDSC=2.4E-4 CDSCD=0 ++ CDSCB=0 ETA0=3.104851E-3 ETAB=-2.512384E-5 DSUB=0.0167075 PCLM=0.8073191 PDIBLC1=0.1666161 PDIBLC2=3.112892E-3 ++ PDIBLCB=-0.1 DROUT=0.7875618 PSCBE1=8E10 PSCBE2=9.213635E-10 PVAG=3.85243E-3 DELTA=0.01 RSH=6.7 MOBMOD=1 ++ PRT=0 UTE=-1.5 KT1=-0.11 KT1L=0 KT2=0.022 UA1=4.31E-9 UB1=-7.61E-18 UC1=-5.6E-11 AT=3.3E4 WL=0 WLN=1 ++ WW=0 WWN=1 WWL=0 LL=0 LLN=1 LW=0 LWN=1 LWL=0 CAPMOD=2 XPART=0.5 CGDO=7.08E-10 CGSO=7.08E-10 CGBO=1E-12 ++ CJ=9.68858E-4 PB=0.8 MJ=0.3864502 CJSW=2.512138E-10 PBSW=0.809286 MJSW=0.1060414 CJSWG=3.3E-10 PBSWG=0.809286 ++ MJSWG=0.1060414 CF=0 PVTH0=-1.192722E-3 PRDSW=-5 PK2=6.450505E-5 WKETA=-4.27294E-4 LKETA=-0.0104078 ++ PU0=6.3268729 PUA=2.226552E-11 PUB=0 PVSAT=969.1480157 PETA0=1E-4 PKETA=-1.049509E-3) diff --git a/library/SubcircuitLibrary/SN54LS183/PMOS-180nm.lib b/library/SubcircuitLibrary/SN54LS183/PMOS-180nm.lib new file mode 100644 index 00000000..032b5b95 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/PMOS-180nm.lib @@ -0,0 +1,11 @@ +.model CMOSP PMOS (LEVEL=8 VERSION=3.2 TNOM=27 TOX=4.1E-9 XJ=1E-7 NCH=4.1589E17 VTH0=-0.3938813 K1=0.5479015 ++ K2=0.0360586 K3=0.0993095 K3B=5.7086622 W0=1E-6 NLX=1.313191E-7 DVT0W=0 DVT1W=0 DVT2W=0 DVT0=0.4911363 ++ DVT1=0.2227356 DVT2=0.1 U0=115.6852975 UA=1.505832E-9 UB=1E-21 UC=-1E-10 VSAT=1.329694E5 A0=1.7590478 ++ AGS=0.3641621 B0=3.427126E-7 B1=1.062928E-6 KETA=0.0134667 A1=0.6859506 A2=0.3506788 RDSW=168.5705677 ++ PRWG=0.5 PRWB=-0.4987371 WR=1 WINT=0 LINT=3.028832E-8 XL=0 XW=-1E-8 DWG=-2.349633E-8 DWB=-7.152486E-9 ++ VOFF=-0.0994037 NFACTOR=1.9424315 CIT=0 CDSC=2.4E-4 CDSCD=0 CDSCB=0 ETA0=0.0608072 ETAB=-0.0426148 ++ DSUB=0.7343015 PCLM=3.2579974 PDIBLC1=7.229527E-6 PDIBLC2=0.025389 PDIBLCB=-1E-3 DROUT=0 PSCBE1=1.454878E10 ++ PSCBE2=4.202027E-9 PVAG=15 DELTA=0.01 RSH=7.8 MOBMOD=1 PRT=0 UTE=-1.5 KT1=-0.11 KT1L=0 KT2=0.022 UA1=4.31E-9 ++ UB1=-7.61E-18 UC1=-5.6E-11 AT=3.3E4 WL=0 WLN=1 WW=0 WWN=1 WWL=0 LL=0 LLN=1 LW=0 LWN=1 LWL=0 CAPMOD=2 XPART=0.5 ++ CGDO=6.32E-10 CGSO=6.32E-10 CGBO=1E-12 CJ=1.172138E-3 PB=0.8421173 MJ=0.4109788 CJSW=2.242609E-10 PBSW=0.8 + MJSW=0.3752089 CJSWG=4.22E-10 PBSWG=0.8 MJSWG=0.3752089 CF=0 PVTH0=1.888482E-3 PRDSW=11.5315407 PK2=1.559399E-3 ++ WKETA=0.0319301 LKETA=2.955547E-3 PU0=-1.1105313 PUA=-4.62102E-11 PUB=1E-21 PVSAT=50 PETA0=1E-4 PKETA=-4.346368E-3) diff --git a/library/SubcircuitLibrary/SN54LS183/SN54LS183-cache.lib b/library/SubcircuitLibrary/SN54LS183/SN54LS183-cache.lib new file mode 100644 index 00000000..3e8d471c --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/SN54LS183-cache.lib @@ -0,0 +1,113 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_nor +# +DEF d_nor U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_nor" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_or +# +DEF d_or U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_or" 0 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/SN54LS183/SN54LS183.cir b/library/SubcircuitLibrary/SN54LS183/SN54LS183.cir new file mode 100644 index 00000000..f00d5bd3 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/SN54LS183.cir @@ -0,0 +1,51 @@ +* C:\FOSSEE_mains\FOSSEE\eSim\library\SubcircuitLibrary\SN54LS183\SN54LS183.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 01/10/25 22:53:19 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U2 Net-_U2-Pad1_ Net-_U2-Pad2_ Net-_U2-Pad3_ d_and +U3 Net-_U2-Pad2_ Net-_U18-Pad2_ Net-_U20-Pad2_ d_and +U4 Net-_U2-Pad1_ Net-_U18-Pad2_ Net-_U28-Pad2_ d_and +U5 Net-_U1-Pad4_ Net-_U2-Pad2_ Net-_U16-Pad1_ d_and +U16 Net-_U16-Pad1_ Net-_U1-Pad1_ Net-_U16-Pad3_ d_and +U6 Net-_U2-Pad1_ Net-_U1-Pad3_ Net-_U17-Pad1_ d_and +U17 Net-_U17-Pad1_ Net-_U1-Pad1_ Net-_U17-Pad3_ d_and +U7 Net-_U2-Pad1_ Net-_U2-Pad2_ Net-_U18-Pad1_ d_and +U18 Net-_U18-Pad1_ Net-_U18-Pad2_ Net-_U18-Pad3_ d_and +U8 Net-_U1-Pad4_ Net-_U1-Pad3_ Net-_U19-Pad1_ d_and +U19 Net-_U19-Pad1_ Net-_U18-Pad2_ Net-_U19-Pad3_ d_and +U9 Net-_U11-Pad1_ Net-_U10-Pad1_ Net-_U25-Pad1_ d_and +U10 Net-_U10-Pad1_ Net-_U10-Pad2_ Net-_U10-Pad3_ d_and +U11 Net-_U11-Pad1_ Net-_U10-Pad2_ Net-_U11-Pad3_ d_and +U12 Net-_U1-Pad11_ Net-_U10-Pad1_ Net-_U12-Pad3_ d_and +U21 Net-_U12-Pad3_ Net-_U1-Pad13_ Net-_U21-Pad3_ d_and +U13 Net-_U11-Pad1_ Net-_U1-Pad12_ Net-_U13-Pad3_ d_and +U22 Net-_U13-Pad3_ Net-_U1-Pad13_ Net-_U22-Pad3_ d_and +U25 Net-_U25-Pad1_ Net-_U10-Pad3_ Net-_U25-Pad3_ d_nor +U31 Net-_U25-Pad3_ Net-_U11-Pad3_ Net-_U1-Pad10_ d_nor +U29 Net-_U21-Pad3_ Net-_U22-Pad3_ Net-_U29-Pad3_ d_nor +U30 Net-_U23-Pad3_ Net-_U24-Pad3_ Net-_U30-Pad3_ d_nor +U33 Net-_U29-Pad3_ Net-_U30-Pad3_ Net-_U1-Pad8_ d_nor +U14 Net-_U11-Pad1_ Net-_U10-Pad1_ Net-_U14-Pad3_ d_and +U23 Net-_U14-Pad3_ Net-_U10-Pad2_ Net-_U23-Pad3_ d_and +U15 Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U15-Pad3_ d_and +U24 Net-_U15-Pad3_ Net-_U10-Pad2_ Net-_U24-Pad3_ d_and +U1 Net-_U1-Pad1_ ? Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ ? Net-_U1-Pad8_ ? Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ ? PORT +U35 Net-_U1-Pad4_ Net-_U2-Pad1_ d_inverter +U34 Net-_U1-Pad3_ Net-_U2-Pad2_ d_inverter +U36 Net-_U1-Pad1_ Net-_U18-Pad2_ d_inverter +U38 Net-_U1-Pad11_ Net-_U11-Pad1_ d_inverter +U37 Net-_U1-Pad12_ Net-_U10-Pad1_ d_inverter +U39 Net-_U1-Pad13_ Net-_U10-Pad2_ d_inverter +U20 Net-_U2-Pad3_ Net-_U20-Pad2_ Net-_U20-Pad3_ d_or +U28 Net-_U20-Pad3_ Net-_U28-Pad2_ Net-_U28-Pad3_ d_or +U40 Net-_U28-Pad3_ Net-_U1-Pad5_ d_inverter +U41 Net-_U32-Pad3_ Net-_U1-Pad6_ d_inverter +U26 Net-_U16-Pad3_ Net-_U17-Pad3_ Net-_U26-Pad3_ d_or +U27 Net-_U18-Pad3_ Net-_U19-Pad3_ Net-_U27-Pad3_ d_or +U32 Net-_U26-Pad3_ Net-_U27-Pad3_ Net-_U32-Pad3_ d_or + +.end diff --git a/library/SubcircuitLibrary/SN54LS183/SN54LS183.cir.out b/library/SubcircuitLibrary/SN54LS183/SN54LS183.cir.out new file mode 100644 index 00000000..198578d4 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/SN54LS183.cir.out @@ -0,0 +1,172 @@ +* c:\fossee_mains\fossee\esim\library\subcircuitlibrary\sn54ls183\sn54ls183.cir + +* u2 net-_u2-pad1_ net-_u2-pad2_ net-_u2-pad3_ d_and +* u3 net-_u2-pad2_ net-_u18-pad2_ net-_u20-pad2_ d_and +* u4 net-_u2-pad1_ net-_u18-pad2_ net-_u28-pad2_ d_and +* u5 net-_u1-pad4_ net-_u2-pad2_ net-_u16-pad1_ d_and +* u16 net-_u16-pad1_ net-_u1-pad1_ net-_u16-pad3_ d_and +* u6 net-_u2-pad1_ net-_u1-pad3_ net-_u17-pad1_ d_and +* u17 net-_u17-pad1_ net-_u1-pad1_ net-_u17-pad3_ d_and +* u7 net-_u2-pad1_ net-_u2-pad2_ net-_u18-pad1_ d_and +* u18 net-_u18-pad1_ net-_u18-pad2_ net-_u18-pad3_ d_and +* u8 net-_u1-pad4_ net-_u1-pad3_ net-_u19-pad1_ d_and +* u19 net-_u19-pad1_ net-_u18-pad2_ net-_u19-pad3_ d_and +* u9 net-_u11-pad1_ net-_u10-pad1_ net-_u25-pad1_ d_and +* u10 net-_u10-pad1_ net-_u10-pad2_ net-_u10-pad3_ d_and +* u11 net-_u11-pad1_ net-_u10-pad2_ net-_u11-pad3_ d_and +* u12 net-_u1-pad11_ net-_u10-pad1_ net-_u12-pad3_ d_and +* u21 net-_u12-pad3_ net-_u1-pad13_ net-_u21-pad3_ d_and +* u13 net-_u11-pad1_ net-_u1-pad12_ net-_u13-pad3_ d_and +* u22 net-_u13-pad3_ net-_u1-pad13_ net-_u22-pad3_ d_and +* u25 net-_u25-pad1_ net-_u10-pad3_ net-_u25-pad3_ d_nor +* u31 net-_u25-pad3_ net-_u11-pad3_ net-_u1-pad10_ d_nor +* u29 net-_u21-pad3_ net-_u22-pad3_ net-_u29-pad3_ d_nor +* u30 net-_u23-pad3_ net-_u24-pad3_ net-_u30-pad3_ d_nor +* u33 net-_u29-pad3_ net-_u30-pad3_ net-_u1-pad8_ d_nor +* u14 net-_u11-pad1_ net-_u10-pad1_ net-_u14-pad3_ d_and +* u23 net-_u14-pad3_ net-_u10-pad2_ net-_u23-pad3_ d_and +* u15 net-_u1-pad11_ net-_u1-pad12_ net-_u15-pad3_ d_and +* u24 net-_u15-pad3_ net-_u10-pad2_ net-_u24-pad3_ d_and +* u1 net-_u1-pad1_ ? net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ ? net-_u1-pad8_ ? net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ ? port +* u35 net-_u1-pad4_ net-_u2-pad1_ d_inverter +* u34 net-_u1-pad3_ net-_u2-pad2_ d_inverter +* u36 net-_u1-pad1_ net-_u18-pad2_ d_inverter +* u38 net-_u1-pad11_ net-_u11-pad1_ d_inverter +* u37 net-_u1-pad12_ net-_u10-pad1_ d_inverter +* u39 net-_u1-pad13_ net-_u10-pad2_ d_inverter +* u20 net-_u2-pad3_ net-_u20-pad2_ net-_u20-pad3_ d_or +* u28 net-_u20-pad3_ net-_u28-pad2_ net-_u28-pad3_ d_or +* u40 net-_u28-pad3_ net-_u1-pad5_ d_inverter +* u41 net-_u32-pad3_ net-_u1-pad6_ d_inverter +* u26 net-_u16-pad3_ net-_u17-pad3_ net-_u26-pad3_ d_or +* u27 net-_u18-pad3_ net-_u19-pad3_ net-_u27-pad3_ d_or +* u32 net-_u26-pad3_ net-_u27-pad3_ net-_u32-pad3_ d_or +a1 [net-_u2-pad1_ net-_u2-pad2_ ] net-_u2-pad3_ u2 +a2 [net-_u2-pad2_ net-_u18-pad2_ ] net-_u20-pad2_ u3 +a3 [net-_u2-pad1_ net-_u18-pad2_ ] net-_u28-pad2_ u4 +a4 [net-_u1-pad4_ net-_u2-pad2_ ] net-_u16-pad1_ u5 +a5 [net-_u16-pad1_ net-_u1-pad1_ ] net-_u16-pad3_ u16 +a6 [net-_u2-pad1_ net-_u1-pad3_ ] net-_u17-pad1_ u6 +a7 [net-_u17-pad1_ net-_u1-pad1_ ] net-_u17-pad3_ u17 +a8 [net-_u2-pad1_ net-_u2-pad2_ ] net-_u18-pad1_ u7 +a9 [net-_u18-pad1_ net-_u18-pad2_ ] net-_u18-pad3_ u18 +a10 [net-_u1-pad4_ net-_u1-pad3_ ] net-_u19-pad1_ u8 +a11 [net-_u19-pad1_ net-_u18-pad2_ ] net-_u19-pad3_ u19 +a12 [net-_u11-pad1_ net-_u10-pad1_ ] net-_u25-pad1_ u9 +a13 [net-_u10-pad1_ net-_u10-pad2_ ] net-_u10-pad3_ u10 +a14 [net-_u11-pad1_ net-_u10-pad2_ ] net-_u11-pad3_ u11 +a15 [net-_u1-pad11_ net-_u10-pad1_ ] net-_u12-pad3_ u12 +a16 [net-_u12-pad3_ net-_u1-pad13_ ] net-_u21-pad3_ u21 +a17 [net-_u11-pad1_ net-_u1-pad12_ ] net-_u13-pad3_ u13 +a18 [net-_u13-pad3_ net-_u1-pad13_ ] net-_u22-pad3_ u22 +a19 [net-_u25-pad1_ net-_u10-pad3_ ] net-_u25-pad3_ u25 +a20 [net-_u25-pad3_ net-_u11-pad3_ ] net-_u1-pad10_ u31 +a21 [net-_u21-pad3_ net-_u22-pad3_ ] net-_u29-pad3_ u29 +a22 [net-_u23-pad3_ net-_u24-pad3_ ] net-_u30-pad3_ u30 +a23 [net-_u29-pad3_ net-_u30-pad3_ ] net-_u1-pad8_ u33 +a24 [net-_u11-pad1_ net-_u10-pad1_ ] net-_u14-pad3_ u14 +a25 [net-_u14-pad3_ net-_u10-pad2_ ] net-_u23-pad3_ u23 +a26 [net-_u1-pad11_ net-_u1-pad12_ ] net-_u15-pad3_ u15 +a27 [net-_u15-pad3_ net-_u10-pad2_ ] net-_u24-pad3_ u24 +a28 net-_u1-pad4_ net-_u2-pad1_ u35 +a29 net-_u1-pad3_ net-_u2-pad2_ u34 +a30 net-_u1-pad1_ net-_u18-pad2_ u36 +a31 net-_u1-pad11_ net-_u11-pad1_ u38 +a32 net-_u1-pad12_ net-_u10-pad1_ u37 +a33 net-_u1-pad13_ net-_u10-pad2_ u39 +a34 [net-_u2-pad3_ net-_u20-pad2_ ] net-_u20-pad3_ u20 +a35 [net-_u20-pad3_ net-_u28-pad2_ ] net-_u28-pad3_ u28 +a36 net-_u28-pad3_ net-_u1-pad5_ u40 +a37 net-_u32-pad3_ net-_u1-pad6_ u41 +a38 [net-_u16-pad3_ net-_u17-pad3_ ] net-_u26-pad3_ u26 +a39 [net-_u18-pad3_ net-_u19-pad3_ ] net-_u27-pad3_ u27 +a40 [net-_u26-pad3_ net-_u27-pad3_ ] net-_u32-pad3_ u32 +* Schematic Name: d_and, NgSpice Name: d_and +.model u2 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u4 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u5 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u6 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u17 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u7 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u18 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u8 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u19 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u9 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u10 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u11 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u12 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u21 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u13 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u22 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u25 d_nor(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u31 d_nor(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u29 d_nor(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u30 d_nor(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u33 d_nor(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u14 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u23 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u15 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u24 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u35 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u34 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u36 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u38 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u37 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u39 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u20 d_or(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u28 d_or(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u40 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u41 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u26 d_or(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u27 d_or(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u32 d_or(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/SN54LS183/SN54LS183.pro b/library/SubcircuitLibrary/SN54LS183/SN54LS183.pro new file mode 100644 index 00000000..f63b751e --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/SN54LS183.pro @@ -0,0 +1,69 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt diff --git a/library/SubcircuitLibrary/SN54LS183/SN54LS183.sch b/library/SubcircuitLibrary/SN54LS183/SN54LS183.sch new file mode 100644 index 00000000..b972d850 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/SN54LS183.sch @@ -0,0 +1,993 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:SN54LS183-cache +EELAYER 25 0 +EELAYER END +$Descr A2 23386 16535 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_and U2 +U 1 1 67812973 +P 12300 3250 +F 0 "U2" H 12300 3250 60 0000 C CNN +F 1 "d_and" H 12350 3350 60 0000 C CNN +F 2 "" H 12300 3250 60 0000 C CNN +F 3 "" H 12300 3250 60 0000 C CNN + 1 12300 3250 + 1 0 0 -1 +$EndComp +$Comp +L d_and U3 +U 1 1 67812A00 +P 12300 3650 +F 0 "U3" H 12300 3650 60 0000 C CNN +F 1 "d_and" H 12350 3750 60 0000 C CNN +F 2 "" H 12300 3650 60 0000 C CNN +F 3 "" H 12300 3650 60 0000 C CNN + 1 12300 3650 + 1 0 0 -1 +$EndComp +$Comp +L d_and U4 +U 1 1 67812A24 +P 12300 4000 +F 0 "U4" H 12300 4000 60 0000 C CNN +F 1 "d_and" H 12350 4100 60 0000 C CNN +F 2 "" H 12300 4000 60 0000 C CNN +F 3 "" H 12300 4000 60 0000 C CNN + 1 12300 4000 + 1 0 0 -1 +$EndComp +$Comp +L d_and U5 +U 1 1 67812AC5 +P 12300 4600 +F 0 "U5" H 12300 4600 60 0000 C CNN +F 1 "d_and" H 12350 4700 60 0000 C CNN +F 2 "" H 12300 4600 60 0000 C CNN +F 3 "" H 12300 4600 60 0000 C CNN + 1 12300 4600 + 1 0 0 -1 +$EndComp +$Comp +L d_and U16 +U 1 1 67812ACB +P 13250 4850 +F 0 "U16" H 13250 4850 60 0000 C CNN +F 1 "d_and" H 13300 4950 60 0000 C CNN +F 2 "" H 13250 4850 60 0000 C CNN +F 3 "" H 13250 4850 60 0000 C CNN + 1 13250 4850 + 1 0 0 -1 +$EndComp +$Comp +L d_and U6 +U 1 1 67812AD1 +P 12300 5350 +F 0 "U6" H 12300 5350 60 0000 C CNN +F 1 "d_and" H 12350 5450 60 0000 C CNN +F 2 "" H 12300 5350 60 0000 C CNN +F 3 "" H 12300 5350 60 0000 C CNN + 1 12300 5350 + 1 0 0 -1 +$EndComp +$Comp +L d_and U17 +U 1 1 67812AE3 +P 13250 5600 +F 0 "U17" H 13250 5600 60 0000 C CNN +F 1 "d_and" H 13300 5700 60 0000 C CNN +F 2 "" H 13250 5600 60 0000 C CNN +F 3 "" H 13250 5600 60 0000 C CNN + 1 13250 5600 + 1 0 0 -1 +$EndComp +$Comp +L d_and U7 +U 1 1 67813298 +P 12300 6050 +F 0 "U7" H 12300 6050 60 0000 C CNN +F 1 "d_and" H 12350 6150 60 0000 C CNN +F 2 "" H 12300 6050 60 0000 C CNN +F 3 "" H 12300 6050 60 0000 C CNN + 1 12300 6050 + 1 0 0 -1 +$EndComp +$Comp +L d_and U18 +U 1 1 6781329E +P 13250 6300 +F 0 "U18" H 13250 6300 60 0000 C CNN +F 1 "d_and" H 13300 6400 60 0000 C CNN +F 2 "" H 13250 6300 60 0000 C CNN +F 3 "" H 13250 6300 60 0000 C CNN + 1 13250 6300 + 1 0 0 -1 +$EndComp +$Comp +L d_and U8 +U 1 1 678132A4 +P 12300 6800 +F 0 "U8" H 12300 6800 60 0000 C CNN +F 1 "d_and" H 12350 6900 60 0000 C CNN +F 2 "" H 12300 6800 60 0000 C CNN +F 3 "" H 12300 6800 60 0000 C CNN + 1 12300 6800 + 1 0 0 -1 +$EndComp +$Comp +L d_and U19 +U 1 1 678132AA +P 13250 7050 +F 0 "U19" H 13250 7050 60 0000 C CNN +F 1 "d_and" H 13300 7150 60 0000 C CNN +F 2 "" H 13250 7050 60 0000 C CNN +F 3 "" H 13250 7050 60 0000 C CNN + 1 13250 7050 + 1 0 0 -1 +$EndComp +$Comp +L d_and U9 +U 1 1 678150DC +P 12750 8100 +F 0 "U9" H 12750 8100 60 0000 C CNN +F 1 "d_and" H 12800 8200 60 0000 C CNN +F 2 "" H 12750 8100 60 0000 C CNN +F 3 "" H 12750 8100 60 0000 C CNN + 1 12750 8100 + 1 0 0 -1 +$EndComp +$Comp +L d_and U10 +U 1 1 678150E2 +P 12750 8500 +F 0 "U10" H 12750 8500 60 0000 C CNN +F 1 "d_and" H 12800 8600 60 0000 C CNN +F 2 "" H 12750 8500 60 0000 C CNN +F 3 "" H 12750 8500 60 0000 C CNN + 1 12750 8500 + 1 0 0 -1 +$EndComp +$Comp +L d_and U11 +U 1 1 678150E8 +P 12750 8850 +F 0 "U11" H 12750 8850 60 0000 C CNN +F 1 "d_and" H 12800 8950 60 0000 C CNN +F 2 "" H 12750 8850 60 0000 C CNN +F 3 "" H 12750 8850 60 0000 C CNN + 1 12750 8850 + 1 0 0 -1 +$EndComp +$Comp +L d_and U12 +U 1 1 678150EE +P 12750 9450 +F 0 "U12" H 12750 9450 60 0000 C CNN +F 1 "d_and" H 12800 9550 60 0000 C CNN +F 2 "" H 12750 9450 60 0000 C CNN +F 3 "" H 12750 9450 60 0000 C CNN + 1 12750 9450 + 1 0 0 -1 +$EndComp +$Comp +L d_and U21 +U 1 1 678150F4 +P 13700 9700 +F 0 "U21" H 13700 9700 60 0000 C CNN +F 1 "d_and" H 13750 9800 60 0000 C CNN +F 2 "" H 13700 9700 60 0000 C CNN +F 3 "" H 13700 9700 60 0000 C CNN + 1 13700 9700 + 1 0 0 -1 +$EndComp +$Comp +L d_and U13 +U 1 1 678150FA +P 12750 10200 +F 0 "U13" H 12750 10200 60 0000 C CNN +F 1 "d_and" H 12800 10300 60 0000 C CNN +F 2 "" H 12750 10200 60 0000 C CNN +F 3 "" H 12750 10200 60 0000 C CNN + 1 12750 10200 + 1 0 0 -1 +$EndComp +$Comp +L d_and U22 +U 1 1 67815100 +P 13700 10450 +F 0 "U22" H 13700 10450 60 0000 C CNN +F 1 "d_and" H 13750 10550 60 0000 C CNN +F 2 "" H 13700 10450 60 0000 C CNN +F 3 "" H 13700 10450 60 0000 C CNN + 1 13700 10450 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U25 +U 1 1 67815106 +P 14150 8300 +F 0 "U25" H 14150 8300 60 0000 C CNN +F 1 "d_nor" H 14200 8400 60 0000 C CNN +F 2 "" H 14150 8300 60 0000 C CNN +F 3 "" H 14150 8300 60 0000 C CNN + 1 14150 8300 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U31 +U 1 1 6781510C +P 15400 8600 +F 0 "U31" H 15400 8600 60 0000 C CNN +F 1 "d_nor" H 15450 8700 60 0000 C CNN +F 2 "" H 15400 8600 60 0000 C CNN +F 3 "" H 15400 8600 60 0000 C CNN + 1 15400 8600 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U29 +U 1 1 67815112 +P 15150 10350 +F 0 "U29" H 15150 10350 60 0000 C CNN +F 1 "d_nor" H 15200 10450 60 0000 C CNN +F 2 "" H 15150 10350 60 0000 C CNN +F 3 "" H 15150 10350 60 0000 C CNN + 1 15150 10350 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U30 +U 1 1 67815118 +P 15150 11100 +F 0 "U30" H 15150 11100 60 0000 C CNN +F 1 "d_nor" H 15200 11200 60 0000 C CNN +F 2 "" H 15150 11100 60 0000 C CNN +F 3 "" H 15150 11100 60 0000 C CNN + 1 15150 11100 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U33 +U 1 1 6781511E +P 16350 10700 +F 0 "U33" H 16350 10700 60 0000 C CNN +F 1 "d_nor" H 16400 10800 60 0000 C CNN +F 2 "" H 16350 10700 60 0000 C CNN +F 3 "" H 16350 10700 60 0000 C CNN + 1 16350 10700 + 1 0 0 -1 +$EndComp +$Comp +L d_and U14 +U 1 1 67815146 +P 12750 10900 +F 0 "U14" H 12750 10900 60 0000 C CNN +F 1 "d_and" H 12800 11000 60 0000 C CNN +F 2 "" H 12750 10900 60 0000 C CNN +F 3 "" H 12750 10900 60 0000 C CNN + 1 12750 10900 + 1 0 0 -1 +$EndComp +$Comp +L d_and U23 +U 1 1 6781514C +P 13700 11150 +F 0 "U23" H 13700 11150 60 0000 C CNN +F 1 "d_and" H 13750 11250 60 0000 C CNN +F 2 "" H 13700 11150 60 0000 C CNN +F 3 "" H 13700 11150 60 0000 C CNN + 1 13700 11150 + 1 0 0 -1 +$EndComp +$Comp +L d_and U15 +U 1 1 67815152 +P 12750 11650 +F 0 "U15" H 12750 11650 60 0000 C CNN +F 1 "d_and" H 12800 11750 60 0000 C CNN +F 2 "" H 12750 11650 60 0000 C CNN +F 3 "" H 12750 11650 60 0000 C CNN + 1 12750 11650 + 1 0 0 -1 +$EndComp +$Comp +L d_and U24 +U 1 1 67815158 +P 13700 11900 +F 0 "U24" H 13700 11900 60 0000 C CNN +F 1 "d_and" H 13750 12000 60 0000 C CNN +F 2 "" H 13700 11900 60 0000 C CNN +F 3 "" H 13700 11900 60 0000 C CNN + 1 13700 11900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 1 1 67815B00 +P 5250 5450 +F 0 "U1" H 5300 5550 30 0000 C CNN +F 1 "PORT" H 5250 5450 30 0000 C CNN +F 2 "" H 5250 5450 60 0000 C CNN +F 3 "" H 5250 5450 60 0000 C CNN + 1 5250 5450 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 67815B8E +P 5250 4800 +F 0 "U1" H 5300 4900 30 0000 C CNN +F 1 "PORT" H 5250 4800 30 0000 C CNN +F 2 "" H 5250 4800 60 0000 C CNN +F 3 "" H 5250 4800 60 0000 C CNN + 3 5250 4800 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 67815BF3 +P 5250 4100 +F 0 "U1" H 5300 4200 30 0000 C CNN +F 1 "PORT" H 5250 4100 30 0000 C CNN +F 2 "" H 5250 4100 60 0000 C CNN +F 3 "" H 5250 4100 60 0000 C CNN + 4 5250 4100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 67815E4A +P 7900 13650 +F 0 "U1" H 7950 13750 30 0000 C CNN +F 1 "PORT" H 7900 13650 30 0000 C CNN +F 2 "" H 7900 13650 60 0000 C CNN +F 3 "" H 7900 13650 60 0000 C CNN + 2 7900 13650 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 678161D1 +P 18000 3700 +F 0 "U1" H 18050 3800 30 0000 C CNN +F 1 "PORT" H 18000 3700 30 0000 C CNN +F 2 "" H 18000 3700 60 0000 C CNN +F 3 "" H 18000 3700 60 0000 C CNN + 5 18000 3700 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 6 1 678163CB +P 18000 5800 +F 0 "U1" H 18050 5900 30 0000 C CNN +F 1 "PORT" H 18000 5800 30 0000 C CNN +F 2 "" H 18000 5800 60 0000 C CNN +F 3 "" H 18000 5800 60 0000 C CNN + 6 18000 5800 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 7 1 678167B0 +P 7900 13900 +F 0 "U1" H 7950 14000 30 0000 C CNN +F 1 "PORT" H 7900 13900 30 0000 C CNN +F 2 "" H 7900 13900 60 0000 C CNN +F 3 "" H 7900 13900 60 0000 C CNN + 7 7900 13900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 8 1 67816B24 +P 18400 10650 +F 0 "U1" H 18450 10750 30 0000 C CNN +F 1 "PORT" H 18400 10650 30 0000 C CNN +F 2 "" H 18400 10650 60 0000 C CNN +F 3 "" H 18400 10650 60 0000 C CNN + 8 18400 10650 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 9 1 67816D6B +P 7900 14150 +F 0 "U1" H 7950 14250 30 0000 C CNN +F 1 "PORT" H 7900 14150 30 0000 C CNN +F 2 "" H 7900 14150 60 0000 C CNN +F 3 "" H 7900 14150 60 0000 C CNN + 9 7900 14150 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 10 1 678170DA +P 18350 8550 +F 0 "U1" H 18400 8650 30 0000 C CNN +F 1 "PORT" H 18350 8550 30 0000 C CNN +F 2 "" H 18350 8550 60 0000 C CNN +F 3 "" H 18350 8550 60 0000 C CNN + 10 18350 8550 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 11 1 67817605 +P 5350 8950 +F 0 "U1" H 5400 9050 30 0000 C CNN +F 1 "PORT" H 5350 8950 30 0000 C CNN +F 2 "" H 5350 8950 60 0000 C CNN +F 3 "" H 5350 8950 60 0000 C CNN + 11 5350 8950 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 12 1 6781767E +P 5500 9650 +F 0 "U1" H 5550 9750 30 0000 C CNN +F 1 "PORT" H 5500 9650 30 0000 C CNN +F 2 "" H 5500 9650 60 0000 C CNN +F 3 "" H 5500 9650 60 0000 C CNN + 12 5500 9650 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 13 1 678176FB +P 5550 10300 +F 0 "U1" H 5600 10400 30 0000 C CNN +F 1 "PORT" H 5550 10300 30 0000 C CNN +F 2 "" H 5550 10300 60 0000 C CNN +F 3 "" H 5550 10300 60 0000 C CNN + 13 5550 10300 + 1 0 0 -1 +$EndComp +NoConn ~ 8150 13650 +NoConn ~ 8150 13900 +NoConn ~ 8150 14150 +$Comp +L PORT U1 +U 14 1 6781A929 +P 7900 14400 +F 0 "U1" H 7950 14500 30 0000 C CNN +F 1 "PORT" H 7900 14400 30 0000 C CNN +F 2 "" H 7900 14400 60 0000 C CNN +F 3 "" H 7900 14400 60 0000 C CNN + 14 7900 14400 + 1 0 0 -1 +$EndComp +NoConn ~ 8150 14400 +Wire Wire Line + 12750 3200 13250 3200 +Wire Wire Line + 13250 3200 13250 3350 +Wire Wire Line + 13250 3450 13250 3600 +Wire Wire Line + 13250 3600 12750 3600 +Wire Wire Line + 14150 3400 14350 3400 +Wire Wire Line + 14350 3400 14350 3650 +Wire Wire Line + 14350 3650 14500 3650 +Wire Wire Line + 14500 3750 14350 3750 +Wire Wire Line + 14350 3750 14350 3950 +Wire Wire Line + 14350 3950 12750 3950 +Wire Wire Line + 15150 6200 15300 6200 +Wire Wire Line + 15300 6200 15300 5850 +Wire Wire Line + 15300 5850 15450 5850 +Wire Wire Line + 15450 5750 15300 5750 +Wire Wire Line + 15300 5750 15300 5450 +Wire Wire Line + 15300 5450 15150 5450 +Wire Wire Line + 12750 4550 12800 4550 +Wire Wire Line + 12800 4550 12800 4750 +Wire Wire Line + 12750 5300 12800 5300 +Wire Wire Line + 12800 5300 12800 5500 +Wire Wire Line + 12750 6000 12750 6200 +Wire Wire Line + 12750 6200 12800 6200 +Wire Wire Line + 12750 6750 12800 6750 +Wire Wire Line + 12800 6750 12800 6950 +Wire Wire Line + 13700 4800 14100 4800 +Wire Wire Line + 14100 4800 14100 5400 +Wire Wire Line + 14100 5400 14250 5400 +Wire Wire Line + 14250 5500 14100 5500 +Wire Wire Line + 14100 5500 14100 5550 +Wire Wire Line + 14100 5550 13700 5550 +Wire Wire Line + 13700 6250 14050 6250 +Wire Wire Line + 14050 6250 14050 6150 +Wire Wire Line + 14050 6150 14250 6150 +Wire Wire Line + 14250 6250 14150 6250 +Wire Wire Line + 14150 6250 14150 7000 +Wire Wire Line + 14150 7000 13700 7000 +Wire Wire Line + 11850 3150 9750 3150 +Wire Wire Line + 9750 3150 9750 5950 +Wire Wire Line + 7800 4100 9750 4100 +Wire Wire Line + 11850 3900 9750 3900 +Connection ~ 9750 3900 +Wire Wire Line + 9750 5250 11850 5250 +Connection ~ 9750 4100 +Wire Wire Line + 9750 5950 11850 5950 +Connection ~ 9750 5250 +Wire Wire Line + 11850 3250 11450 3250 +Wire Wire Line + 11450 3250 11450 6050 +Wire Wire Line + 11450 3550 11850 3550 +Wire Wire Line + 7750 4800 11450 4800 +Connection ~ 11450 3550 +Wire Wire Line + 11850 4600 11450 4600 +Connection ~ 11450 4600 +Wire Wire Line + 11450 6050 11850 6050 +Connection ~ 11450 4800 +Wire Wire Line + 11850 3650 11650 3650 +Wire Wire Line + 11650 3650 11650 7050 +Wire Wire Line + 11650 4000 11850 4000 +Wire Wire Line + 7800 5450 11650 5450 +Connection ~ 11650 4000 +Wire Wire Line + 11650 7050 12800 7050 +Connection ~ 11650 5450 +Wire Wire Line + 5500 4100 7200 4100 +Wire Wire Line + 6300 4100 6300 4350 +Wire Wire Line + 6300 4350 10800 4350 +Wire Wire Line + 10800 4350 10800 6700 +Wire Wire Line + 10800 4500 11850 4500 +Connection ~ 6300 4100 +Wire Wire Line + 10800 6700 11850 6700 +Connection ~ 10800 4500 +Wire Wire Line + 5500 4800 7150 4800 +Wire Wire Line + 6300 4800 6300 5100 +Wire Wire Line + 6300 5100 11000 5100 +Wire Wire Line + 11000 5100 11000 6800 +Wire Wire Line + 11000 5350 11850 5350 +Connection ~ 6300 4800 +Wire Wire Line + 11000 6800 11850 6800 +Connection ~ 11000 5350 +Wire Wire Line + 5500 5450 7200 5450 +Wire Wire Line + 6300 5450 6300 5800 +Wire Wire Line + 6300 5800 12050 5800 +Wire Wire Line + 12050 5800 12050 5600 +Wire Wire Line + 12050 5600 12800 5600 +Connection ~ 6300 5450 +Wire Wire Line + 12800 4850 11800 4850 +Wire Wire Line + 11800 4850 11800 4950 +Wire Wire Line + 11800 4950 10200 4950 +Wire Wire Line + 10200 4950 10200 5800 +Connection ~ 10200 5800 +Wire Wire Line + 12800 6300 11650 6300 +Connection ~ 11650 6300 +Wire Wire Line + 13200 8050 13700 8050 +Wire Wire Line + 13700 8050 13700 8200 +Wire Wire Line + 13700 8300 13700 8450 +Wire Wire Line + 13700 8450 13200 8450 +Wire Wire Line + 14600 8250 14800 8250 +Wire Wire Line + 14800 8250 14800 8500 +Wire Wire Line + 14800 8500 14950 8500 +Wire Wire Line + 14950 8600 14800 8600 +Wire Wire Line + 14800 8600 14800 8800 +Wire Wire Line + 14800 8800 13200 8800 +Wire Wire Line + 15600 11050 15750 11050 +Wire Wire Line + 15750 11050 15750 10700 +Wire Wire Line + 15750 10700 15900 10700 +Wire Wire Line + 15900 10600 15750 10600 +Wire Wire Line + 15750 10600 15750 10300 +Wire Wire Line + 15750 10300 15600 10300 +Wire Wire Line + 13200 9400 13250 9400 +Wire Wire Line + 13250 9400 13250 9600 +Wire Wire Line + 13200 10150 13250 10150 +Wire Wire Line + 13250 10150 13250 10350 +Wire Wire Line + 13200 10850 13200 11050 +Wire Wire Line + 13200 11050 13250 11050 +Wire Wire Line + 13200 11600 13250 11600 +Wire Wire Line + 13250 11600 13250 11800 +Wire Wire Line + 14150 9650 14550 9650 +Wire Wire Line + 14550 9650 14550 10250 +Wire Wire Line + 14550 10250 14700 10250 +Wire Wire Line + 14700 10350 14550 10350 +Wire Wire Line + 14550 10350 14550 10400 +Wire Wire Line + 14550 10400 14150 10400 +Wire Wire Line + 14150 11100 14500 11100 +Wire Wire Line + 14500 11100 14500 11000 +Wire Wire Line + 14500 11000 14700 11000 +Wire Wire Line + 14700 11100 14600 11100 +Wire Wire Line + 14600 11100 14600 11850 +Wire Wire Line + 14600 11850 14150 11850 +Wire Wire Line + 12300 8000 10200 8000 +Wire Wire Line + 10200 8000 10200 10800 +Wire Wire Line + 8250 8950 10200 8950 +Wire Wire Line + 12300 8750 10200 8750 +Connection ~ 10200 8750 +Wire Wire Line + 10200 10100 12300 10100 +Connection ~ 10200 8950 +Wire Wire Line + 10200 10800 12300 10800 +Connection ~ 10200 10100 +Wire Wire Line + 12300 8100 11900 8100 +Wire Wire Line + 11900 8100 11900 10900 +Wire Wire Line + 11900 8400 12300 8400 +Wire Wire Line + 8200 9650 11900 9650 +Connection ~ 11900 8400 +Wire Wire Line + 12300 9450 11900 9450 +Connection ~ 11900 9450 +Wire Wire Line + 11900 10900 12300 10900 +Connection ~ 11900 9650 +Wire Wire Line + 12300 8500 12100 8500 +Wire Wire Line + 12100 8500 12100 11900 +Wire Wire Line + 12100 8850 12300 8850 +Wire Wire Line + 8250 10300 12100 10300 +Connection ~ 12100 8850 +Wire Wire Line + 12100 11900 13250 11900 +Connection ~ 12100 10300 +Wire Wire Line + 5600 8950 7650 8950 +Wire Wire Line + 6750 9200 11250 9200 +Wire Wire Line + 11250 9200 11250 11550 +Wire Wire Line + 11250 9350 12300 9350 +Wire Wire Line + 11250 11550 12300 11550 +Connection ~ 11250 9350 +Wire Wire Line + 5750 9650 7600 9650 +Wire Wire Line + 6750 9950 11450 9950 +Wire Wire Line + 11450 9950 11450 11650 +Wire Wire Line + 11450 10200 12300 10200 +Wire Wire Line + 11450 11650 12300 11650 +Connection ~ 11450 10200 +Wire Wire Line + 5800 10300 7650 10300 +Wire Wire Line + 6750 10650 12500 10650 +Wire Wire Line + 12500 10650 12500 10450 +Wire Wire Line + 12500 10450 13250 10450 +Wire Wire Line + 13250 9700 12250 9700 +Wire Wire Line + 12250 9700 12250 9800 +Wire Wire Line + 12250 9800 10650 9800 +Wire Wire Line + 10650 9800 10650 10650 +Connection ~ 10650 10650 +Wire Wire Line + 13250 11150 12100 11150 +Connection ~ 12100 11150 +Wire Wire Line + 15850 8550 18100 8550 +Wire Wire Line + 16800 10650 18150 10650 +Wire Wire Line + 6750 10650 6750 10300 +Connection ~ 6750 10300 +Wire Wire Line + 6750 9950 6750 9650 +Connection ~ 6750 9650 +Wire Wire Line + 6750 9200 6750 8950 +Connection ~ 6750 8950 +$Comp +L d_inverter U35 +U 1 1 67815B9E +P 7500 4100 +F 0 "U35" H 7500 4000 60 0000 C CNN +F 1 "d_inverter" H 7500 4250 60 0000 C CNN +F 2 "" H 7550 4050 60 0000 C CNN +F 3 "" H 7550 4050 60 0000 C CNN + 1 7500 4100 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U34 +U 1 1 67815C4E +P 7450 4800 +F 0 "U34" H 7450 4700 60 0000 C CNN +F 1 "d_inverter" H 7450 4950 60 0000 C CNN +F 2 "" H 7500 4750 60 0000 C CNN +F 3 "" H 7500 4750 60 0000 C CNN + 1 7450 4800 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U36 +U 1 1 67815CF8 +P 7500 5450 +F 0 "U36" H 7500 5350 60 0000 C CNN +F 1 "d_inverter" H 7500 5600 60 0000 C CNN +F 2 "" H 7550 5400 60 0000 C CNN +F 3 "" H 7550 5400 60 0000 C CNN + 1 7500 5450 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U38 +U 1 1 6781606F +P 7950 8950 +F 0 "U38" H 7950 8850 60 0000 C CNN +F 1 "d_inverter" H 7950 9100 60 0000 C CNN +F 2 "" H 8000 8900 60 0000 C CNN +F 3 "" H 8000 8900 60 0000 C CNN + 1 7950 8950 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U37 +U 1 1 6781613E +P 7900 9650 +F 0 "U37" H 7900 9550 60 0000 C CNN +F 1 "d_inverter" H 7900 9800 60 0000 C CNN +F 2 "" H 7950 9600 60 0000 C CNN +F 3 "" H 7950 9600 60 0000 C CNN + 1 7900 9650 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U39 +U 1 1 678161F7 +P 7950 10300 +F 0 "U39" H 7950 10200 60 0000 C CNN +F 1 "d_inverter" H 7950 10450 60 0000 C CNN +F 2 "" H 8000 10250 60 0000 C CNN +F 3 "" H 8000 10250 60 0000 C CNN + 1 7950 10300 + 1 0 0 -1 +$EndComp +$Comp +L d_or U20 +U 1 1 67817C3D +P 13700 3450 +F 0 "U20" H 13700 3450 60 0000 C CNN +F 1 "d_or" H 13700 3550 60 0000 C CNN +F 2 "" H 13700 3450 60 0000 C CNN +F 3 "" H 13700 3450 60 0000 C CNN + 1 13700 3450 + 1 0 0 -1 +$EndComp +$Comp +L d_or U28 +U 1 1 67817CC0 +P 14950 3750 +F 0 "U28" H 14950 3750 60 0000 C CNN +F 1 "d_or" H 14950 3850 60 0000 C CNN +F 2 "" H 14950 3750 60 0000 C CNN +F 3 "" H 14950 3750 60 0000 C CNN + 1 14950 3750 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U40 +U 1 1 67817DB5 +P 16000 3700 +F 0 "U40" H 16000 3600 60 0000 C CNN +F 1 "d_inverter" H 16000 3850 60 0000 C CNN +F 2 "" H 16050 3650 60 0000 C CNN +F 3 "" H 16050 3650 60 0000 C CNN + 1 16000 3700 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U41 +U 1 1 67817F5D +P 16850 5800 +F 0 "U41" H 16850 5700 60 0000 C CNN +F 1 "d_inverter" H 16850 5950 60 0000 C CNN +F 2 "" H 16900 5750 60 0000 C CNN +F 3 "" H 16900 5750 60 0000 C CNN + 1 16850 5800 + 1 0 0 -1 +$EndComp +$Comp +L d_or U26 +U 1 1 67818050 +P 14700 5500 +F 0 "U26" H 14700 5500 60 0000 C CNN +F 1 "d_or" H 14700 5600 60 0000 C CNN +F 2 "" H 14700 5500 60 0000 C CNN +F 3 "" H 14700 5500 60 0000 C CNN + 1 14700 5500 + 1 0 0 -1 +$EndComp +$Comp +L d_or U27 +U 1 1 678180E7 +P 14700 6250 +F 0 "U27" H 14700 6250 60 0000 C CNN +F 1 "d_or" H 14700 6350 60 0000 C CNN +F 2 "" H 14700 6250 60 0000 C CNN +F 3 "" H 14700 6250 60 0000 C CNN + 1 14700 6250 + 1 0 0 -1 +$EndComp +$Comp +L d_or U32 +U 1 1 67818172 +P 15900 5850 +F 0 "U32" H 15900 5850 60 0000 C CNN +F 1 "d_or" H 15900 5950 60 0000 C CNN +F 2 "" H 15900 5850 60 0000 C CNN +F 3 "" H 15900 5850 60 0000 C CNN + 1 15900 5850 + 1 0 0 -1 +$EndComp +Wire Wire Line + 16350 5800 16550 5800 +Wire Wire Line + 17150 5800 17750 5800 +Wire Wire Line + 15700 3700 15400 3700 +Wire Wire Line + 16300 3700 17750 3700 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/SN54LS183/SN54LS183.sub b/library/SubcircuitLibrary/SN54LS183/SN54LS183.sub new file mode 100644 index 00000000..713804f7 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/SN54LS183.sub @@ -0,0 +1,166 @@ +* Subcircuit SN54LS183 +.subckt SN54LS183 net-_u1-pad1_ ? net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ ? net-_u1-pad8_ ? net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ ? +* c:\fossee_mains\fossee\esim\library\subcircuitlibrary\sn54ls183\sn54ls183.cir +* u2 net-_u2-pad1_ net-_u2-pad2_ net-_u2-pad3_ d_and +* u3 net-_u2-pad2_ net-_u18-pad2_ net-_u20-pad2_ d_and +* u4 net-_u2-pad1_ net-_u18-pad2_ net-_u28-pad2_ d_and +* u5 net-_u1-pad4_ net-_u2-pad2_ net-_u16-pad1_ d_and +* u16 net-_u16-pad1_ net-_u1-pad1_ net-_u16-pad3_ d_and +* u6 net-_u2-pad1_ net-_u1-pad3_ net-_u17-pad1_ d_and +* u17 net-_u17-pad1_ net-_u1-pad1_ net-_u17-pad3_ d_and +* u7 net-_u2-pad1_ net-_u2-pad2_ net-_u18-pad1_ d_and +* u18 net-_u18-pad1_ net-_u18-pad2_ net-_u18-pad3_ d_and +* u8 net-_u1-pad4_ net-_u1-pad3_ net-_u19-pad1_ d_and +* u19 net-_u19-pad1_ net-_u18-pad2_ net-_u19-pad3_ d_and +* u9 net-_u11-pad1_ net-_u10-pad1_ net-_u25-pad1_ d_and +* u10 net-_u10-pad1_ net-_u10-pad2_ net-_u10-pad3_ d_and +* u11 net-_u11-pad1_ net-_u10-pad2_ net-_u11-pad3_ d_and +* u12 net-_u1-pad11_ net-_u10-pad1_ net-_u12-pad3_ d_and +* u21 net-_u12-pad3_ net-_u1-pad13_ net-_u21-pad3_ d_and +* u13 net-_u11-pad1_ net-_u1-pad12_ net-_u13-pad3_ d_and +* u22 net-_u13-pad3_ net-_u1-pad13_ net-_u22-pad3_ d_and +* u25 net-_u25-pad1_ net-_u10-pad3_ net-_u25-pad3_ d_nor +* u31 net-_u25-pad3_ net-_u11-pad3_ net-_u1-pad10_ d_nor +* u29 net-_u21-pad3_ net-_u22-pad3_ net-_u29-pad3_ d_nor +* u30 net-_u23-pad3_ net-_u24-pad3_ net-_u30-pad3_ d_nor +* u33 net-_u29-pad3_ net-_u30-pad3_ net-_u1-pad8_ d_nor +* u14 net-_u11-pad1_ net-_u10-pad1_ net-_u14-pad3_ d_and +* u23 net-_u14-pad3_ net-_u10-pad2_ net-_u23-pad3_ d_and +* u15 net-_u1-pad11_ net-_u1-pad12_ net-_u15-pad3_ d_and +* u24 net-_u15-pad3_ net-_u10-pad2_ net-_u24-pad3_ d_and +* u35 net-_u1-pad4_ net-_u2-pad1_ d_inverter +* u34 net-_u1-pad3_ net-_u2-pad2_ d_inverter +* u36 net-_u1-pad1_ net-_u18-pad2_ d_inverter +* u38 net-_u1-pad11_ net-_u11-pad1_ d_inverter +* u37 net-_u1-pad12_ net-_u10-pad1_ d_inverter +* u39 net-_u1-pad13_ net-_u10-pad2_ d_inverter +* u20 net-_u2-pad3_ net-_u20-pad2_ net-_u20-pad3_ d_or +* u28 net-_u20-pad3_ net-_u28-pad2_ net-_u28-pad3_ d_or +* u40 net-_u28-pad3_ net-_u1-pad5_ d_inverter +* u41 net-_u32-pad3_ net-_u1-pad6_ d_inverter +* u26 net-_u16-pad3_ net-_u17-pad3_ net-_u26-pad3_ d_or +* u27 net-_u18-pad3_ net-_u19-pad3_ net-_u27-pad3_ d_or +* u32 net-_u26-pad3_ net-_u27-pad3_ net-_u32-pad3_ d_or +a1 [net-_u2-pad1_ net-_u2-pad2_ ] net-_u2-pad3_ u2 +a2 [net-_u2-pad2_ net-_u18-pad2_ ] net-_u20-pad2_ u3 +a3 [net-_u2-pad1_ net-_u18-pad2_ ] net-_u28-pad2_ u4 +a4 [net-_u1-pad4_ net-_u2-pad2_ ] net-_u16-pad1_ u5 +a5 [net-_u16-pad1_ net-_u1-pad1_ ] net-_u16-pad3_ u16 +a6 [net-_u2-pad1_ net-_u1-pad3_ ] net-_u17-pad1_ u6 +a7 [net-_u17-pad1_ net-_u1-pad1_ ] net-_u17-pad3_ u17 +a8 [net-_u2-pad1_ net-_u2-pad2_ ] net-_u18-pad1_ u7 +a9 [net-_u18-pad1_ net-_u18-pad2_ ] net-_u18-pad3_ u18 +a10 [net-_u1-pad4_ net-_u1-pad3_ ] net-_u19-pad1_ u8 +a11 [net-_u19-pad1_ net-_u18-pad2_ ] net-_u19-pad3_ u19 +a12 [net-_u11-pad1_ net-_u10-pad1_ ] net-_u25-pad1_ u9 +a13 [net-_u10-pad1_ net-_u10-pad2_ ] net-_u10-pad3_ u10 +a14 [net-_u11-pad1_ net-_u10-pad2_ ] net-_u11-pad3_ u11 +a15 [net-_u1-pad11_ net-_u10-pad1_ ] net-_u12-pad3_ u12 +a16 [net-_u12-pad3_ net-_u1-pad13_ ] net-_u21-pad3_ u21 +a17 [net-_u11-pad1_ net-_u1-pad12_ ] net-_u13-pad3_ u13 +a18 [net-_u13-pad3_ net-_u1-pad13_ ] net-_u22-pad3_ u22 +a19 [net-_u25-pad1_ net-_u10-pad3_ ] net-_u25-pad3_ u25 +a20 [net-_u25-pad3_ net-_u11-pad3_ ] net-_u1-pad10_ u31 +a21 [net-_u21-pad3_ net-_u22-pad3_ ] net-_u29-pad3_ u29 +a22 [net-_u23-pad3_ net-_u24-pad3_ ] net-_u30-pad3_ u30 +a23 [net-_u29-pad3_ net-_u30-pad3_ ] net-_u1-pad8_ u33 +a24 [net-_u11-pad1_ net-_u10-pad1_ ] net-_u14-pad3_ u14 +a25 [net-_u14-pad3_ net-_u10-pad2_ ] net-_u23-pad3_ u23 +a26 [net-_u1-pad11_ net-_u1-pad12_ ] net-_u15-pad3_ u15 +a27 [net-_u15-pad3_ net-_u10-pad2_ ] net-_u24-pad3_ u24 +a28 net-_u1-pad4_ net-_u2-pad1_ u35 +a29 net-_u1-pad3_ net-_u2-pad2_ u34 +a30 net-_u1-pad1_ net-_u18-pad2_ u36 +a31 net-_u1-pad11_ net-_u11-pad1_ u38 +a32 net-_u1-pad12_ net-_u10-pad1_ u37 +a33 net-_u1-pad13_ net-_u10-pad2_ u39 +a34 [net-_u2-pad3_ net-_u20-pad2_ ] net-_u20-pad3_ u20 +a35 [net-_u20-pad3_ net-_u28-pad2_ ] net-_u28-pad3_ u28 +a36 net-_u28-pad3_ net-_u1-pad5_ u40 +a37 net-_u32-pad3_ net-_u1-pad6_ u41 +a38 [net-_u16-pad3_ net-_u17-pad3_ ] net-_u26-pad3_ u26 +a39 [net-_u18-pad3_ net-_u19-pad3_ ] net-_u27-pad3_ u27 +a40 [net-_u26-pad3_ net-_u27-pad3_ ] net-_u32-pad3_ u32 +* Schematic Name: d_and, NgSpice Name: d_and +.model u2 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u4 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u5 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u6 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u17 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u7 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u18 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u8 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u19 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u9 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u10 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u11 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u12 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u21 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u13 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u22 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u25 d_nor(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u31 d_nor(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u29 d_nor(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u30 d_nor(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u33 d_nor(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u14 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u23 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u15 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u24 d_and(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u35 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u34 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u36 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u38 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u37 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u39 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u20 d_or(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u28 d_or(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u40 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u41 d_inverter(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u26 d_or(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u27 d_or(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u32 d_or(input_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Control Statements + +.ends SN54LS183
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN54LS183/SN54LS183_Previous_Values.xml b/library/SubcircuitLibrary/SN54LS183/SN54LS183_Previous_Values.xml new file mode 100644 index 00000000..ce7d687a --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/SN54LS183_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u2 name="type">d_and<field1 name="Enter Fall Delay (default=1.0e-9)" /><field2 name="Enter Input Load (default=1.0e-12)" /><field3 name="Enter Rise Delay (default=1.0e-9)" /></u2><u3 name="type">d_and<field4 name="Enter Fall Delay (default=1.0e-9)" /><field5 name="Enter Input Load (default=1.0e-12)" /><field6 name="Enter Rise Delay (default=1.0e-9)" /></u3><u4 name="type">d_and<field7 name="Enter Fall Delay (default=1.0e-9)" /><field8 name="Enter Input Load (default=1.0e-12)" /><field9 name="Enter Rise Delay (default=1.0e-9)" /></u4><u5 name="type">d_and<field10 name="Enter Fall Delay (default=1.0e-9)" /><field11 name="Enter Input Load (default=1.0e-12)" /><field12 name="Enter Rise Delay (default=1.0e-9)" /></u5><u16 name="type">d_and<field13 name="Enter Fall Delay (default=1.0e-9)" /><field14 name="Enter Input Load (default=1.0e-12)" /><field15 name="Enter Rise Delay (default=1.0e-9)" /></u16><u6 name="type">d_and<field16 name="Enter Fall Delay (default=1.0e-9)" /><field17 name="Enter Input Load (default=1.0e-12)" /><field18 name="Enter Rise Delay (default=1.0e-9)" /></u6><u17 name="type">d_and<field19 name="Enter Fall Delay (default=1.0e-9)" /><field20 name="Enter Input Load (default=1.0e-12)" /><field21 name="Enter Rise Delay (default=1.0e-9)" /></u17><u20 name="type">d_nor<field22 name="Enter Fall Delay (default=1.0e-9)" /><field23 name="Enter Input Load (default=1.0e-12)" /><field24 name="Enter Rise Delay (default=1.0e-9)" /></u20><u28 name="type">d_nor<field25 name="Enter Fall Delay (default=1.0e-9)" /><field26 name="Enter Input Load (default=1.0e-12)" /><field27 name="Enter Rise Delay (default=1.0e-9)" /></u28><u26 name="type">d_nor<field28 name="Enter Fall Delay (default=1.0e-9)" /><field29 name="Enter Input Load (default=1.0e-12)" /><field30 name="Enter Rise Delay (default=1.0e-9)" /></u26><u27 name="type">d_nor<field31 name="Enter Fall Delay (default=1.0e-9)" /><field32 name="Enter Input Load (default=1.0e-12)" /><field33 name="Enter Rise Delay (default=1.0e-9)" /></u27><u32 name="type">d_nor<field34 name="Enter Fall Delay (default=1.0e-9)" /><field35 name="Enter Input Load (default=1.0e-12)" /><field36 name="Enter Rise Delay (default=1.0e-9)" /></u32><u7 name="type">d_and<field37 name="Enter Fall Delay (default=1.0e-9)" /><field38 name="Enter Input Load (default=1.0e-12)" /><field39 name="Enter Rise Delay (default=1.0e-9)" /></u7><u18 name="type">d_and<field40 name="Enter Fall Delay (default=1.0e-9)" /><field41 name="Enter Input Load (default=1.0e-12)" /><field42 name="Enter Rise Delay (default=1.0e-9)" /></u18><u8 name="type">d_and<field43 name="Enter Fall Delay (default=1.0e-9)" /><field44 name="Enter Input Load (default=1.0e-12)" /><field45 name="Enter Rise Delay (default=1.0e-9)" /></u8><u19 name="type">d_and<field46 name="Enter Fall Delay (default=1.0e-9)" /><field47 name="Enter Input Load (default=1.0e-12)" /><field48 name="Enter Rise Delay (default=1.0e-9)" /></u19><u9 name="type">d_and<field49 name="Enter Fall Delay (default=1.0e-9)" /><field50 name="Enter Input Load (default=1.0e-12)" /><field51 name="Enter Rise Delay (default=1.0e-9)" /></u9><u10 name="type">d_and<field52 name="Enter Fall Delay (default=1.0e-9)" /><field53 name="Enter Input Load (default=1.0e-12)" /><field54 name="Enter Rise Delay (default=1.0e-9)" /></u10><u11 name="type">d_and<field55 name="Enter Fall Delay (default=1.0e-9)" /><field56 name="Enter Input Load (default=1.0e-12)" /><field57 name="Enter Rise Delay (default=1.0e-9)" /></u11><u12 name="type">d_and<field58 name="Enter Fall Delay (default=1.0e-9)" /><field59 name="Enter Input Load (default=1.0e-12)" /><field60 name="Enter Rise Delay (default=1.0e-9)" /></u12><u21 name="type">d_and<field61 name="Enter Fall Delay (default=1.0e-9)" /><field62 name="Enter Input Load (default=1.0e-12)" /><field63 name="Enter Rise Delay (default=1.0e-9)" /></u21><u13 name="type">d_and<field64 name="Enter Fall Delay (default=1.0e-9)" /><field65 name="Enter Input Load (default=1.0e-12)" /><field66 name="Enter Rise Delay (default=1.0e-9)" /></u13><u22 name="type">d_and<field67 name="Enter Fall Delay (default=1.0e-9)" /><field68 name="Enter Input Load (default=1.0e-12)" /><field69 name="Enter Rise Delay (default=1.0e-9)" /></u22><u25 name="type">d_nor<field70 name="Enter Fall Delay (default=1.0e-9)" /><field71 name="Enter Input Load (default=1.0e-12)" /><field72 name="Enter Rise Delay (default=1.0e-9)" /></u25><u31 name="type">d_nor<field73 name="Enter Fall Delay (default=1.0e-9)" /><field74 name="Enter Input Load (default=1.0e-12)" /><field75 name="Enter Rise Delay (default=1.0e-9)" /></u31><u29 name="type">d_nor<field76 name="Enter Fall Delay (default=1.0e-9)" /><field77 name="Enter Input Load (default=1.0e-12)" /><field78 name="Enter Rise Delay (default=1.0e-9)" /></u29><u30 name="type">d_nor<field79 name="Enter Fall Delay (default=1.0e-9)" /><field80 name="Enter Input Load (default=1.0e-12)" /><field81 name="Enter Rise Delay (default=1.0e-9)" /></u30><u33 name="type">d_nor<field82 name="Enter Fall Delay (default=1.0e-9)" /><field83 name="Enter Input Load (default=1.0e-12)" /><field84 name="Enter Rise Delay (default=1.0e-9)" /></u33><u14 name="type">d_and<field85 name="Enter Fall Delay (default=1.0e-9)" /><field86 name="Enter Input Load (default=1.0e-12)" /><field87 name="Enter Rise Delay (default=1.0e-9)" /></u14><u23 name="type">d_and<field88 name="Enter Fall Delay (default=1.0e-9)" /><field89 name="Enter Input Load (default=1.0e-12)" /><field90 name="Enter Rise Delay (default=1.0e-9)" /></u23><u15 name="type">d_and<field91 name="Enter Fall Delay (default=1.0e-9)" /><field92 name="Enter Input Load (default=1.0e-12)" /><field93 name="Enter Rise Delay (default=1.0e-9)" /></u15><u24 name="type">d_and<field94 name="Enter Fall Delay (default=1.0e-9)" /><field95 name="Enter Input Load (default=1.0e-12)" /><field96 name="Enter Rise Delay (default=1.0e-9)" /></u24><u35 name="type">d_inverter<field97 name="Enter Fall Delay (default=1.0e-9)" /><field98 name="Enter Input Load (default=1.0e-12)" /><field99 name="Enter Rise Delay (default=1.0e-9)" /></u35><u34 name="type">d_inverter<field100 name="Enter Fall Delay (default=1.0e-9)" /><field101 name="Enter Input Load (default=1.0e-12)" /><field102 name="Enter Rise Delay (default=1.0e-9)" /></u34><u36 name="type">d_inverter<field103 name="Enter Fall Delay (default=1.0e-9)" /><field104 name="Enter Input Load (default=1.0e-12)" /><field105 name="Enter Rise Delay (default=1.0e-9)" /></u36><u38 name="type">d_inverter<field106 name="Enter Fall Delay (default=1.0e-9)" /><field107 name="Enter Input Load (default=1.0e-12)" /><field108 name="Enter Rise Delay (default=1.0e-9)" /></u38><u37 name="type">d_inverter<field109 name="Enter Fall Delay (default=1.0e-9)" /><field110 name="Enter Input Load (default=1.0e-12)" /><field111 name="Enter Rise Delay (default=1.0e-9)" /></u37><u39 name="type">d_inverter<field112 name="Enter Fall Delay (default=1.0e-9)" /><field113 name="Enter Input Load (default=1.0e-12)" /><field114 name="Enter Rise Delay (default=1.0e-9)" /></u39><u20 name="type">d_or<field100 name="Enter Fall Delay (default=1.0e-9)" /><field101 name="Enter Input Load (default=1.0e-12)" /><field102 name="Enter Rise Delay (default=1.0e-9)" /></u20><u28 name="type">d_or<field103 name="Enter Fall Delay (default=1.0e-9)" /><field104 name="Enter Input Load (default=1.0e-12)" /><field105 name="Enter Rise Delay (default=1.0e-9)" /></u28><u40 name="type">d_inverter<field106 name="Enter Fall Delay (default=1.0e-9)" /><field107 name="Enter Input Load (default=1.0e-12)" /><field108 name="Enter Rise Delay (default=1.0e-9)" /></u40><u41 name="type">d_inverter<field109 name="Enter Fall Delay (default=1.0e-9)" /><field110 name="Enter Input Load (default=1.0e-12)" /><field111 name="Enter Rise Delay (default=1.0e-9)" /></u41><u26 name="type">d_or<field112 name="Enter Fall Delay (default=1.0e-9)" /><field113 name="Enter Input Load (default=1.0e-12)" /><field114 name="Enter Rise Delay (default=1.0e-9)" /></u26><u27 name="type">d_or<field115 name="Enter Fall Delay (default=1.0e-9)" /><field116 name="Enter Input Load (default=1.0e-12)" /><field117 name="Enter Rise Delay (default=1.0e-9)" /></u27><u32 name="type">d_or<field118 name="Enter Fall Delay (default=1.0e-9)" /><field119 name="Enter Input Load (default=1.0e-12)" /><field120 name="Enter Rise Delay (default=1.0e-9)" /></u32></model><devicemodel /><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">Sec</field4><field5 name="Step Combo">Sec</field5><field6 name="Stop Combo">Sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN54LS183/analysis b/library/SubcircuitLibrary/SN54LS183/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/SN54LS183/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file |