summaryrefslogtreecommitdiff
path: root/Examples/RLC/RLC.bak
diff options
context:
space:
mode:
Diffstat (limited to 'Examples/RLC/RLC.bak')
-rw-r--r--Examples/RLC/RLC.bak141
1 files changed, 141 insertions, 0 deletions
diff --git a/Examples/RLC/RLC.bak b/Examples/RLC/RLC.bak
new file mode 100644
index 00000000..0c173079
--- /dev/null
+++ b/Examples/RLC/RLC.bak
@@ -0,0 +1,141 @@
+EESchema Schematic File Version 2
+LIBS:eSim_Analog
+LIBS:eSim_Devices
+LIBS:eSim_Digital
+LIBS:eSim_Hybrid
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Power
+LIBS:eSim_Sources
+LIBS:eSim_Subckt
+LIBS:eSim_User
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:power
+LIBS:device
+LIBS:transistors
+LIBS:conn
+LIBS:linear
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L R R1
+U 1 1 56C172A1
+P 4850 2700
+F 0 "R1" H 4900 2830 50 0000 C CNN
+F 1 "1k" H 4900 2750 50 0000 C CNN
+F 2 "" H 4900 2680 30 0000 C CNN
+F 3 "" V 4900 2750 30 0000 C CNN
+ 1 4850 2700
+ 1 0 0 -1
+$EndComp
+$Comp
+L L L1
+U 1 1 56C172D6
+P 3800 3200
+F 0 "L1" H 5750 3700 50 0000 C CNN
+F 1 "2" H 5750 3850 50 0000 C CNN
+F 2 "" V 5750 3750 60 0000 C CNN
+F 3 "" V 5750 3750 60 0000 C CNN
+ 1 3800 3200
+ 1 0 0 -1
+$EndComp
+$Comp
+L C C1
+U 1 1 56C17369
+P 6400 3350
+F 0 "C1" H 6425 3450 50 0000 L CNN
+F 1 "0.5u" H 6425 3250 50 0000 L CNN
+F 2 "" H 6438 3200 30 0000 C CNN
+F 3 "" H 6400 3350 60 0000 C CNN
+ 1 6400 3350
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR01
+U 1 1 56C173A6
+P 5400 3900
+F 0 "#PWR01" H 5400 3650 50 0001 C CNN
+F 1 "GND" H 5400 3750 50 0000 C CNN
+F 2 "" H 5400 3900 50 0000 C CNN
+F 3 "" H 5400 3900 50 0000 C CNN
+ 1 5400 3900
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 4200 2850 4200 2650
+Wire Wire Line
+ 4200 2650 4750 2650
+Wire Wire Line
+ 5050 2650 5450 2650
+Wire Wire Line
+ 6050 2650 6400 2650
+Wire Wire Line
+ 6400 2650 6400 3200
+Wire Wire Line
+ 4200 3750 4200 3850
+Wire Wire Line
+ 4200 3850 6400 3850
+Wire Wire Line
+ 6400 3850 6400 3500
+Wire Wire Line
+ 5400 3900 5400 3850
+Connection ~ 5400 3850
+Text GLabel 4200 2500 0 60 Input ~ 0
+in
+Text GLabel 6400 2500 2 60 Input ~ 0
+out
+Wire Wire Line
+ 4200 2500 4250 2500
+Wire Wire Line
+ 4250 2500 4250 2650
+Connection ~ 4250 2650
+Wire Wire Line
+ 6400 2500 6350 2500
+Wire Wire Line
+ 6350 2500 6350 2650
+Connection ~ 6350 2650
+$Comp
+L pwl v1
+U 1 1 56C17805
+P 4200 3300
+F 0 "v1" H 4000 3400 60 0000 C CNN
+F 1 "pwl" H 3950 3250 60 0000 C CNN
+F 2 "R1" H 3900 3300 60 0000 C CNN
+F 3 "" H 4200 3300 60 0000 C CNN
+ 1 4200 3300
+ 1 0 0 -1
+$EndComp
+$EndSCHEMATC