summaryrefslogtreecommitdiff
path: root/Examples/HalfwaveRectifier_SCR/scr.cir.out~
diff options
context:
space:
mode:
Diffstat (limited to 'Examples/HalfwaveRectifier_SCR/scr.cir.out~')
-rw-r--r--Examples/HalfwaveRectifier_SCR/scr.cir.out~29
1 files changed, 0 insertions, 29 deletions
diff --git a/Examples/HalfwaveRectifier_SCR/scr.cir.out~ b/Examples/HalfwaveRectifier_SCR/scr.cir.out~
deleted file mode 100644
index d600f25d..00000000
--- a/Examples/HalfwaveRectifier_SCR/scr.cir.out~
+++ /dev/null
@@ -1,29 +0,0 @@
-* /opt/esim/src/subcircuitlibrary/scr/scr.cir
-
-.include PowerDiode.lib
-* u2 3 7 1 port
-* f2
-d1 5 2 PowerDiode
-c1 3 9 10u
-* f1
-v1 8 4 dc 0
-v2 6 5 dc 0
-* u1 9 1 6 aswitch
-r1 7 8 50
-r2 3 9 1
-Vf2 2 3 0
-f2 3 9 Vf2 100
-Vf1 4 3 0
-f1 3 9 Vf1 10
-a1 9 (1 6) u1
-* Schematic Name: aswitch, NgSpice Name: aswitch
-.model u1 aswitch(log=TRUE cntl_off=0.0 cntl_on=1.0 r_on=1.0 r_off=1.0e12 )
-.tran 0e-12 0e-00 0e-00
-
-* Control Statements
-.control
-run
-print allv > plot_data_v.txt
-print alli > plot_data_i.txt
-.endc
-.end