diff options
| author | Sunil Shetye | 2019-06-25 16:01:13 +0530 |
|---|---|---|
| committer | GitHub | 2019-06-25 16:01:13 +0530 |
| commit | b9957bac0e86410007b0b728e58edeca5aa52d85 (patch) | |
| tree | e7e236553cd964c2b83dc61ac2df69cafba0ca2f /src/kicadtoNgspice/Processing.py | |
| parent | 32acf14bfbfa5d5874ebfdbf88ef64777f05e3f8 (diff) | |
| parent | 713e764817b7bf8c3bb4911c238f07780f3a0532 (diff) | |
| download | eSim-b9957bac0e86410007b0b728e58edeca5aa52d85.tar.gz eSim-b9957bac0e86410007b0b728e58edeca5aa52d85.tar.bz2 eSim-b9957bac0e86410007b0b728e58edeca5aa52d85.zip | |
Merge pull request #102 from sunilshetye/longlines
pep8: break long lines
Diffstat (limited to 'src/kicadtoNgspice/Processing.py')
| -rw-r--r-- | src/kicadtoNgspice/Processing.py | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/kicadtoNgspice/Processing.py b/src/kicadtoNgspice/Processing.py index 216383e6..a0f2c79f 100644 --- a/src/kicadtoNgspice/Processing.py +++ b/src/kicadtoNgspice/Processing.py @@ -471,9 +471,9 @@ class PrcocessNetlist: schematicInfo.append(modelLine) k = k + 1 # For iron core - modelLine = "a" + str(k) + " (" + words[4] + " " + words[2] + ") \ - (interNode_" + str( - interMediateNodeCount + 1) + " " + words[3] + ") " + modelLine = "a" + str(k) + " (" + words[4] + " " + \ + words[2] + ") (interNode_" + \ + str(interMediateNodeCount + 1) + " " + words[3] + ") " modelLine += compName + "_secondary" schematicInfo.append(modelLine) k = k + 1 |