summaryrefslogtreecommitdiff
path: root/src/SubcircuitLibrary/lm555n/lm555n.sub
diff options
context:
space:
mode:
authorTanay Mathur2015-06-23 11:50:52 +0530
committerTanay Mathur2015-06-23 11:50:52 +0530
commit39fecda9f1be8b1007552437d53c06bdc02f4b47 (patch)
tree3f4bffd09e28240509a215a4b00b3f8b4dda712a /src/SubcircuitLibrary/lm555n/lm555n.sub
parentf47a744451fe634efb487023f073321ceed4664c (diff)
downloadeSim-39fecda9f1be8b1007552437d53c06bdc02f4b47.tar.gz
eSim-39fecda9f1be8b1007552437d53c06bdc02f4b47.tar.bz2
eSim-39fecda9f1be8b1007552437d53c06bdc02f4b47.zip
Added subcircuit functionality
Diffstat (limited to 'src/SubcircuitLibrary/lm555n/lm555n.sub')
-rw-r--r--src/SubcircuitLibrary/lm555n/lm555n.sub25
1 files changed, 25 insertions, 0 deletions
diff --git a/src/SubcircuitLibrary/lm555n/lm555n.sub b/src/SubcircuitLibrary/lm555n/lm555n.sub
new file mode 100644
index 00000000..862626ea
--- /dev/null
+++ b/src/SubcircuitLibrary/lm555n/lm555n.sub
@@ -0,0 +1,25 @@
+* Subcircuit lm555n
+.subckt lm555n 22 14 7 6 15 16 3 13
+* eeschema netlist version 1.1 (spice format) creation date: monday 17 december 2012 10:57:49 am ist
+* u5 5 21 d_inverter
+* u6 1 4 5 21 21 8 10 d_srlatch
+e2 18 0 23 14 10000
+r8 9 2 1500
+q1 22 2 3 qnom
+r7 18 20 25
+r6 17 19 25
+e1 17 0 16 15 10000
+r4 16 15 2e6
+r5 23 14 2e6
+r3 23 22 5000
+r2 15 23 5000
+r1 13 15 5000
+a1 5 21 u5
+a2 1 4 5 21 21 8 10 u6
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u5 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Schematic Name: d_srlatch, NgSpice Name: d_srlatch
+.model u6 d_srlatch(ic=0 sr_load=1.0e-12 set_delay=1.0e-9 set_load=1.0e-12 sr_delay=1.0e-9 reset_load=1.0e-12 enable_delay=1.0e-9 reset_delay=1.0e-9 rise_delay=1.0e-9 fall_delay=1.0e-9 enable_load=1.0e-12 )
+* Control Statements
+
+.ends lm555n \ No newline at end of file