summaryrefslogtreecommitdiff
path: root/src/SubcircuitLibrary/half_adder/half_adder.cir
diff options
context:
space:
mode:
authorfahim2015-07-28 14:16:32 +0530
committerfahim2015-07-28 14:16:32 +0530
commit7cdabba6ca27643fc290c6fada8c8fa333e7f8fb (patch)
tree38c1cb7101ccb2e1b88861c3a4f1939703ece88f /src/SubcircuitLibrary/half_adder/half_adder.cir
parent1c21a0ad49a75671a9fd775463ab6e6e6f3a8e36 (diff)
downloadeSim-7cdabba6ca27643fc290c6fada8c8fa333e7f8fb.tar.gz
eSim-7cdabba6ca27643fc290c6fada8c8fa333e7f8fb.tar.bz2
eSim-7cdabba6ca27643fc290c6fada8c8fa333e7f8fb.zip
Subject: Added subcircuit for Half Adder and Full Adder.
Description: Added subcircuit for Half Adder and Full Adder.
Diffstat (limited to 'src/SubcircuitLibrary/half_adder/half_adder.cir')
-rw-r--r--src/SubcircuitLibrary/half_adder/half_adder.cir11
1 files changed, 11 insertions, 0 deletions
diff --git a/src/SubcircuitLibrary/half_adder/half_adder.cir b/src/SubcircuitLibrary/half_adder/half_adder.cir
new file mode 100644
index 00000000..8b2e7e06
--- /dev/null
+++ b/src/SubcircuitLibrary/half_adder/half_adder.cir
@@ -0,0 +1,11 @@
+* EESchema Netlist Version 1.1 (Spice format) creation date: Wed Jun 24 11:31:48 2015
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+*Sheet Name:/
+U2 1 4 3 d_xor
+U3 1 4 2 d_and
+U1 1 4 3 2 PORT
+
+.end