diff options
author | nilshah98 | 2019-07-02 16:42:20 +0530 |
---|---|---|
committer | nilshah98 | 2019-07-02 16:46:12 +0530 |
commit | b085a3df519debbc99acf4ded7e118a1690d6665 (patch) | |
tree | 0fc3e5389c2a77a97d1a065875fe87ddee2c23f4 /src/SubcircuitLibrary/2bitmul/half_adder.cir | |
parent | e7cd941bc4a48ff8684e4db6b9dff0efeb51fa6e (diff) | |
download | eSim-b085a3df519debbc99acf4ded7e118a1690d6665.tar.gz eSim-b085a3df519debbc99acf4ded7e118a1690d6665.tar.bz2 eSim-b085a3df519debbc99acf4ded7e118a1690d6665.zip |
Subcircuit added by ECE fellows 2019
Diffstat (limited to 'src/SubcircuitLibrary/2bitmul/half_adder.cir')
-rw-r--r-- | src/SubcircuitLibrary/2bitmul/half_adder.cir | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/src/SubcircuitLibrary/2bitmul/half_adder.cir b/src/SubcircuitLibrary/2bitmul/half_adder.cir new file mode 100644 index 00000000..8b2e7e06 --- /dev/null +++ b/src/SubcircuitLibrary/2bitmul/half_adder.cir @@ -0,0 +1,11 @@ +* EESchema Netlist Version 1.1 (Spice format) creation date: Wed Jun 24 11:31:48 2015 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +*Sheet Name:/ +U2 1 4 3 d_xor +U3 1 4 2 d_and +U1 1 4 3 2 PORT + +.end |