diff options
author | Sumanto Kar | 2023-05-04 13:59:44 +0530 |
---|---|---|
committer | GitHub | 2023-05-04 13:59:44 +0530 |
commit | 3d3bef144fc47ac3149a09a4f6f0f04879c7d46d (patch) | |
tree | e6c8b69d1a58d031e48258cc1cc0c5311a7daf48 /library/SubcircuitLibrary/demux/demux.cir | |
parent | a58c718d43d3d3611bba5b6a67fc811450514a6c (diff) | |
parent | add82494ea6cdcc8a37609cd54aa0c5e772b2668 (diff) | |
download | eSim-3d3bef144fc47ac3149a09a4f6f0f04879c7d46d.tar.gz eSim-3d3bef144fc47ac3149a09a4f6f0f04879c7d46d.tar.bz2 eSim-3d3bef144fc47ac3149a09a4f6f0f04879c7d46d.zip |
Merge branch 'master' into master
Diffstat (limited to 'library/SubcircuitLibrary/demux/demux.cir')
-rw-r--r-- | library/SubcircuitLibrary/demux/demux.cir | 25 |
1 files changed, 25 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/demux/demux.cir b/library/SubcircuitLibrary/demux/demux.cir new file mode 100644 index 00000000..720a8dff --- /dev/null +++ b/library/SubcircuitLibrary/demux/demux.cir @@ -0,0 +1,25 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\demux\demux.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 8/18/2022 2:01:37 AM + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +M2 /Vcc /Ebar Net-_M1-Pad1_ /Vcc mosfet_p +M1 Net-_M1-Pad1_ /Ebar /GND /GND mosfet_n +M3 /Vcc Net-_M1-Pad1_ Net-_M11-Pad2_ /Vcc mosfet_p +M9 /Vcc /A Net-_M11-Pad2_ /Vcc mosfet_p +M4 /Vcc /Ebar Net-_M10-Pad3_ /Vcc mosfet_p +M10 /Vcc /A Net-_M10-Pad3_ /Vcc mosfet_p +M5 Net-_M11-Pad2_ Net-_M1-Pad1_ Net-_M5-Pad3_ /GND mosfet_n +M6 Net-_M5-Pad3_ /A /GND /GND mosfet_n +M7 Net-_M10-Pad3_ /Ebar Net-_M7-Pad3_ /GND mosfet_n +M8 Net-_M7-Pad3_ /A /GND /GND mosfet_n +M13 /Vcc Net-_M11-Pad2_ /Y1 /Vcc mosfet_p +M11 /Y1 Net-_M11-Pad2_ /GND /GND mosfet_n +M14 /Vcc Net-_M10-Pad3_ /Y2 /Vcc mosfet_p +M12 /Y2 Net-_M10-Pad3_ /GND /GND mosfet_n +U1 /A /GND /Ebar /Y2 /Vcc /Y1 PORT + +.end |