summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/Diffamp_INA106/Diffamp_INA106.cir
diff options
context:
space:
mode:
authorSumanto Kar2023-05-04 13:14:46 +0530
committerGitHub2023-05-04 13:14:46 +0530
commit8c2244ffc20b87256cec11e4f5fbd88fd3348300 (patch)
tree9a81f2090740d02ad33b29f5db49123995c0a41e /library/SubcircuitLibrary/Diffamp_INA106/Diffamp_INA106.cir
parent732e2c2a1b63b3af1f17a2f1a8c128db2a757b4c (diff)
parent57e699fdd79e8be77385bc2a4e017408e5d5afaa (diff)
downloadeSim-8c2244ffc20b87256cec11e4f5fbd88fd3348300.tar.gz
eSim-8c2244ffc20b87256cec11e4f5fbd88fd3348300.tar.bz2
eSim-8c2244ffc20b87256cec11e4f5fbd88fd3348300.zip
Merge pull request #232 from VanshikaTanwar/master
Sub-circuit files for INA106, 74LVC1G19, 74V1G14, Precision Rectifier IC, Log Amplifier IC
Diffstat (limited to 'library/SubcircuitLibrary/Diffamp_INA106/Diffamp_INA106.cir')
-rw-r--r--library/SubcircuitLibrary/Diffamp_INA106/Diffamp_INA106.cir16
1 files changed, 16 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/Diffamp_INA106/Diffamp_INA106.cir b/library/SubcircuitLibrary/Diffamp_INA106/Diffamp_INA106.cir
new file mode 100644
index 00000000..ca9bf959
--- /dev/null
+++ b/library/SubcircuitLibrary/Diffamp_INA106/Diffamp_INA106.cir
@@ -0,0 +1,16 @@
+* C:\FOSSEE\eSim\library\SubcircuitLibrary\Diffamp_INA106\Diffamp_INA106.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 7/20/2022 1:33:22 PM
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+X1 ? Net-_R1-Pad2_ Net-_R2-Pad2_ /V- ? /Output /V+ ? lm_741
+R1 /-IN Net-_R1-Pad2_ 100k
+R2 /+IN Net-_R2-Pad2_ 100k
+R4 Net-_R1-Pad2_ /Sense 10k
+R3 Net-_R2-Pad2_ /REF 10k
+U1 /REF /-IN /+IN /V- /Sense /Output /V+ ? PORT
+
+.end