summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/Clock_pulse_generator/analysis
diff options
context:
space:
mode:
authorEyantra698Sumanto2022-02-08 12:38:17 +0530
committerEyantra698Sumanto2022-02-08 12:38:17 +0530
commitb2c5afc0a22390f221083af05c1ce2703907df25 (patch)
treeca64a1d433730e2b4752f9f268f8d2ad32e709fb /library/SubcircuitLibrary/Clock_pulse_generator/analysis
parenta4c84ad5858d64054d7b810a913fe7ccfdbf92c0 (diff)
downloadeSim-b2c5afc0a22390f221083af05c1ce2703907df25.tar.gz
eSim-b2c5afc0a22390f221083af05c1ce2703907df25.tar.bz2
eSim-b2c5afc0a22390f221083af05c1ce2703907df25.zip
Added Clock Generator and DAC
Diffstat (limited to 'library/SubcircuitLibrary/Clock_pulse_generator/analysis')
-rw-r--r--library/SubcircuitLibrary/Clock_pulse_generator/analysis1
1 files changed, 1 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/Clock_pulse_generator/analysis b/library/SubcircuitLibrary/Clock_pulse_generator/analysis
new file mode 100644
index 00000000..f496aec4
--- /dev/null
+++ b/library/SubcircuitLibrary/Clock_pulse_generator/analysis
@@ -0,0 +1 @@
+.tran 1e-03 100e-03 0e-00 \ No newline at end of file