summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/Clock_pulse_generator/analysis
diff options
context:
space:
mode:
authorSumanto Kar2022-02-08 16:22:43 +0530
committerGitHub2022-02-08 16:22:43 +0530
commit536407d5e932bc3ba94b0286d1ee659205088520 (patch)
tree9f74c56f253ad28e98173e9486c2b956a252126b /library/SubcircuitLibrary/Clock_pulse_generator/analysis
parentc28c426d72c72ef2327021f1fe8d7a7d97a76aa1 (diff)
parentb2c5afc0a22390f221083af05c1ce2703907df25 (diff)
downloadeSim-536407d5e932bc3ba94b0286d1ee659205088520.tar.gz
eSim-536407d5e932bc3ba94b0286d1ee659205088520.tar.bz2
eSim-536407d5e932bc3ba94b0286d1ee659205088520.zip
Merge pull request #182 from Eyantra698Sumanto/master
Added Clock Generator and DAC
Diffstat (limited to 'library/SubcircuitLibrary/Clock_pulse_generator/analysis')
-rw-r--r--library/SubcircuitLibrary/Clock_pulse_generator/analysis1
1 files changed, 1 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/Clock_pulse_generator/analysis b/library/SubcircuitLibrary/Clock_pulse_generator/analysis
new file mode 100644
index 00000000..f496aec4
--- /dev/null
+++ b/library/SubcircuitLibrary/Clock_pulse_generator/analysis
@@ -0,0 +1 @@
+.tran 1e-03 100e-03 0e-00 \ No newline at end of file