summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/CD_4081/README.md
diff options
context:
space:
mode:
authorPranav Karuvally2023-05-07 17:06:33 +0530
committerGitHub2023-05-07 17:06:33 +0530
commit58072b7f39bc7448a32d0f937d2531e4625f9f75 (patch)
tree4d513a11d2685a315ad655a23db6ec118829b088 /library/SubcircuitLibrary/CD_4081/README.md
parent2de5fa0604c35a1508bca8bab318724da823633a (diff)
parentb145afdb869564df4131f0b0b472116ca744ef65 (diff)
downloadeSim-58072b7f39bc7448a32d0f937d2531e4625f9f75.tar.gz
eSim-58072b7f39bc7448a32d0f937d2531e4625f9f75.tar.bz2
eSim-58072b7f39bc7448a32d0f937d2531e4625f9f75.zip
Merge branch 'FOSSEE:master' into master
Diffstat (limited to 'library/SubcircuitLibrary/CD_4081/README.md')
-rw-r--r--library/SubcircuitLibrary/CD_4081/README.md34
1 files changed, 34 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/CD_4081/README.md b/library/SubcircuitLibrary/CD_4081/README.md
new file mode 100644
index 00000000..5e6b11c7
--- /dev/null
+++ b/library/SubcircuitLibrary/CD_4081/README.md
@@ -0,0 +1,34 @@
+
+# CD4081 IC
+
+It is 2-input AND Gate IC. CD4081 IC is designed with 180nm CMOS technology in eSim consisting four AND Gates. When both the inputs are HIGH then only output is HIGH, otherwise LOW.
+
+
+## Usage/Examples
+
+Logic buffers, inverters, and decoders
+
+Implementing logic circuits
+
+Signal conditioning
+
+Enable gate
+
+Inhibit gate
+
+Measurement of frequency
+
+## Documentation
+
+To know the details of CD4081 IC please go through with the documentation : [CD4081_datasheet](https://www.ti.com/lit/gpn/cd4081b)
+
+## Comments/Notes
+
+Please note this is a complete digital IC. It works fine at the time of simulation.
+
+## Contributer
+
+Name: Ankush Mondal
+Email: mondalankush369@gmail.com
+Year: 2022
+Position: FOSSEE Summer Fellow 2022 \ No newline at end of file