summaryrefslogtreecommitdiff
path: root/Windows/spice/examples/vdmos/inv_vdmos_dc.cir
diff options
context:
space:
mode:
authorrahulp132020-03-03 05:31:58 +0530
committerrahulp132020-03-03 05:31:58 +0530
commitdfc268e0863c913a1b8726cd54eea3b40caf7c67 (patch)
tree1cd82634684da5ae86b558d44756189e080545d4 /Windows/spice/examples/vdmos/inv_vdmos_dc.cir
parentfd62c52150c7d1f81da8060b2f5db6b94d174ccf (diff)
downloadeSim-dfc268e0863c913a1b8726cd54eea3b40caf7c67.tar.gz
eSim-dfc268e0863c913a1b8726cd54eea3b40caf7c67.tar.bz2
eSim-dfc268e0863c913a1b8726cd54eea3b40caf7c67.zip
upgrade ngspice to v31
Diffstat (limited to 'Windows/spice/examples/vdmos/inv_vdmos_dc.cir')
-rw-r--r--Windows/spice/examples/vdmos/inv_vdmos_dc.cir25
1 files changed, 25 insertions, 0 deletions
diff --git a/Windows/spice/examples/vdmos/inv_vdmos_dc.cir b/Windows/spice/examples/vdmos/inv_vdmos_dc.cir
new file mode 100644
index 00000000..d81d8f54
--- /dev/null
+++ b/Windows/spice/examples/vdmos/inv_vdmos_dc.cir
@@ -0,0 +1,25 @@
+*****************==== Inverter ====*******************
+*********** VDMOS inverter dc ****************************
+vdd 1 0 5
+vss 4 0 0
+
+.subckt inv out in vdd vss
+mp1 out in vdd p1
+mn1 out in vss n1
+.ends
+
+xinv 3 2 1 4 inv
+
+Vin 2 0 0
+
+.dc Vin 0 5 0.05
+
+.control
+run
+* current and output in a single plot
+plot v(2) v(3) vss#branch
+.endc
+
+.model N1 vdmos cgdmin=0.2p cgdmax=1p a=2 cgs=0.5p rg=5k
+.model P1 vdmos cgdmin=0.2p cgdmax=1p a=2 cgs=0.5p rg=5k pchan
+.end