summaryrefslogtreecommitdiff
path: root/Windows/spice/examples/measure/mos-meas-dc-control.sp
diff options
context:
space:
mode:
authorRahul Paknikar2021-01-08 12:47:23 +0530
committerGitHub2021-01-08 12:47:23 +0530
commite6f48f5b1bf22a1d048b44ed4416b4315a461306 (patch)
treefd357549a236cdc652f0b6d2919beee0cee7faa5 /Windows/spice/examples/measure/mos-meas-dc-control.sp
parentac223c4a69c701ad0a247401acdc48b8b6b6dba6 (diff)
parent6b512cbf954273b0f21d3800d10a7ad42a759425 (diff)
downloadeSim-e6f48f5b1bf22a1d048b44ed4416b4315a461306.tar.gz
eSim-e6f48f5b1bf22a1d048b44ed4416b4315a461306.tar.bz2
eSim-e6f48f5b1bf22a1d048b44ed4416b4315a461306.zip
Merge pull request #161 from rahulp13/installersi2.1
fixed key issue for ubuntu 20+; updated installers for windows os
Diffstat (limited to 'Windows/spice/examples/measure/mos-meas-dc-control.sp')
-rw-r--r--Windows/spice/examples/measure/mos-meas-dc-control.sp49
1 files changed, 0 insertions, 49 deletions
diff --git a/Windows/spice/examples/measure/mos-meas-dc-control.sp b/Windows/spice/examples/measure/mos-meas-dc-control.sp
deleted file mode 100644
index be6660dc..00000000
--- a/Windows/spice/examples/measure/mos-meas-dc-control.sp
+++ /dev/null
@@ -1,49 +0,0 @@
-***** Single NMOS Transistor .measure (Id-Vd) ***
-* Altering device witdth leads to select new model due to binning limits.
-* New model has artificially thick gate oxide (changed from default 3n to 4n)
-* to demonstrate the effect.
-m1 d g s b nch L=0.6u W=9.99u ; W is slightly below binning limit
-
-vgs g 0 3.5
-vds d 0 3.5
-vs s 0 dc 0
-vb b 0 dc 0
-
-* model binning
-* uses default parameters, except toxe
-.model nch.1 nmos ( version=4.7 level=54 lmin=0.1u lmax=20u wmin=0.1u wmax=10u toxe=3n )
-.model nch.2 nmos ( version=4.7 level=54 lmin=0.1u lmax=20u wmin=10u wmax=100u toxe=4n)
-
-.control
-dc vds 0 3.5 0.05 vgs 3.5 0.5 -0.5
-meas dc is_at FIND i(vs) AT=1
-meas dc is_max max i(vs)
-meas dc vds_at2 when i(vs)=10m
-* starting with branches in descending order of vgs
-* trig ist the first branch which crosses 5mA
-* Targ is the first branch crossing 10mA
-meas dc vd_diff1 trig i(vs) val=0.005 rise=1 targ i(vs) val=0.01 rise=1
-* trig ist the first branch which crosses 5mA
-* Targ is the second branch crossing 10mA
-meas dc vd_diff2 trig i(vs) val=0.005 rise=2 targ i(vs) val=0.01 rise=2
-alter @m1[w]=10.01u ; W is slightly above binning limit
-dc vds 0 3.5 0.05 vgs 3.5 0.5 -0.5
-meas dc is_at FIND i(vs) AT=1
-meas dc is_max max i(vs)
-meas dc vds_at2 when i(vs)=10m
-meas dc vd_diff1 trig i(vs) val=0.005 rise=1 targ i(vs) val=0.01 rise=1
-* there is only one branch crossing 10mA, so this second meas fails with targ out of interval
-echo
-echo The next one will fail (no two branches crossing 10 mA):
-meas dc vd_diff2 trig i(vs) val=0.005 rise=2 targ i(vs) val=0.01 rise=2
-*rusage all
-plot dc1.i(vs) i(vs)
-.endc
-
-
-.end
-
-
-
-
-