summaryrefslogtreecommitdiff
path: root/Examples/hwr6/hwr6.cir.ckt
diff options
context:
space:
mode:
authorFahim2015-12-30 12:20:39 +0530
committerFahim2015-12-30 12:20:39 +0530
commit5c21ac87792c7eee763afcd6df80fc0bb8524b6c (patch)
tree385a811388f218bc5ebd798a7b9bbbdfda537d1a /Examples/hwr6/hwr6.cir.ckt
parente4b74bcbaa07bfe96f808db4d9fe6e05c6cde87d (diff)
downloadeSim-5c21ac87792c7eee763afcd6df80fc0bb8524b6c.tar.gz
eSim-5c21ac87792c7eee763afcd6df80fc0bb8524b6c.tar.bz2
eSim-5c21ac87792c7eee763afcd6df80fc0bb8524b6c.zip
Added :
1. Power Examples 2. eSim_Power.lib 3. Subcircuit for diac, scr, triac 4. Device model for Power Diode
Diffstat (limited to 'Examples/hwr6/hwr6.cir.ckt')
-rw-r--r--Examples/hwr6/hwr6.cir.ckt14
1 files changed, 14 insertions, 0 deletions
diff --git a/Examples/hwr6/hwr6.cir.ckt b/Examples/hwr6/hwr6.cir.ckt
new file mode 100644
index 00000000..225cb3c5
--- /dev/null
+++ b/Examples/hwr6/hwr6.cir.ckt
@@ -0,0 +1,14 @@
+* eeschema netlist version 1.1 (spice format) creation date: 10/08/14 11:31:43
+.include scr.sub
+
+v2 2 0 pulse(0 5 4m 0 0 1m 20m)
+* Plotting option vplot1
+* Plotting option vplot
+x3 0 2 4 scr
+r1 4 1 500
+v1 1 0 sine(0 100 50 0 0)
+
+.tran 20e-06 20e-03 0e-00
+.plot v(1)
+.plot v(1)-v(4)
+.end