diff options
| author | Fahim | 2015-12-30 12:20:39 +0530 |
|---|---|---|
| committer | Fahim | 2015-12-30 12:20:39 +0530 |
| commit | 5c21ac87792c7eee763afcd6df80fc0bb8524b6c (patch) | |
| tree | 385a811388f218bc5ebd798a7b9bbbdfda537d1a /Examples/fullwaverec/scr.cir.out | |
| parent | e4b74bcbaa07bfe96f808db4d9fe6e05c6cde87d (diff) | |
| download | eSim-5c21ac87792c7eee763afcd6df80fc0bb8524b6c.tar.gz eSim-5c21ac87792c7eee763afcd6df80fc0bb8524b6c.tar.bz2 eSim-5c21ac87792c7eee763afcd6df80fc0bb8524b6c.zip | |
Added :
1. Power Examples
2. eSim_Power.lib
3. Subcircuit for diac, scr, triac
4. Device model for Power Diode
Diffstat (limited to 'Examples/fullwaverec/scr.cir.out')
| -rw-r--r-- | Examples/fullwaverec/scr.cir.out | 29 |
1 files changed, 29 insertions, 0 deletions
diff --git a/Examples/fullwaverec/scr.cir.out b/Examples/fullwaverec/scr.cir.out new file mode 100644 index 00000000..b01ee0bc --- /dev/null +++ b/Examples/fullwaverec/scr.cir.out @@ -0,0 +1,29 @@ +* /opt/esim/src/subcircuitlibrary/scr/scr.cir + +.include PowerDiode.lib +* u2 3 5 1 port +* f2 +d1 8 2 PowerDiode +c1 3 4 10u +r2 3 4 1 +* f1 +r1 5 6 50 +v1 6 7 dc 0 +v2 9 8 dc 0 +* u1 4 1 9 aswitch +Vf2 2 3 0 +f2 3 4 Vf2 100 +Vf1 7 3 0 +f1 3 4 Vf1 10 +a1 4 [1 9 ] u1 +* Schematic Name: aswitch, NgSpice Name: aswitch +.model u1 aswitch(log=TRUE cntl_off=0.0 cntl_on=1.0 r_on=1.0 r_off=1.0e12 ) +.tran 0e-12 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end |