summaryrefslogtreecommitdiff
path: root/Examples/NGHDL_Examples/custom_mixed_mode/ua741.sub
diff options
context:
space:
mode:
authorsaurabhb172020-03-17 20:26:43 +0530
committersaurabhb172020-03-17 20:26:43 +0530
commit0771d3b179c16dc4bd486f71a7d7576cbcc59bec (patch)
tree2c80091a39cceebca01eb5cf3de102de8cdae3df /Examples/NGHDL_Examples/custom_mixed_mode/ua741.sub
parent58b9db2a4eb8090c532d4bb465966b380a8eca8b (diff)
downloadeSim-0771d3b179c16dc4bd486f71a7d7576cbcc59bec.tar.gz
eSim-0771d3b179c16dc4bd486f71a7d7576cbcc59bec.tar.bz2
eSim-0771d3b179c16dc4bd486f71a7d7576cbcc59bec.zip
error while loading footprints rectified
Diffstat (limited to 'Examples/NGHDL_Examples/custom_mixed_mode/ua741.sub')
-rw-r--r--Examples/NGHDL_Examples/custom_mixed_mode/ua741.sub12
1 files changed, 12 insertions, 0 deletions
diff --git a/Examples/NGHDL_Examples/custom_mixed_mode/ua741.sub b/Examples/NGHDL_Examples/custom_mixed_mode/ua741.sub
new file mode 100644
index 00000000..ad26c001
--- /dev/null
+++ b/Examples/NGHDL_Examples/custom_mixed_mode/ua741.sub
@@ -0,0 +1,12 @@
+* Subcircuit ua741
+.subckt ua741 6 7 3
+* eeschema netlist version 1.1 (spice format) creation date: monday 17 december 2012 11:16:58 am ist
+rout1 3 2 75
+eout1 2 0 1 0 1
+cbw1 1 0 31.85e-9
+rbw1 1 4 0.5e6
+ein1 4 0 7 6 100e3
+rin1 7 6 2e6
+* Control Statements
+
+.ends ua741 \ No newline at end of file