diff options
author | Fahim | 2016-03-03 23:00:00 +0530 |
---|---|---|
committer | Fahim | 2016-03-03 23:00:00 +0530 |
commit | 7e4774656997c34eae3ab09b37c8f82b5b046d48 (patch) | |
tree | fe72483af0c1feba7f97d5b9290f647f50840fc1 /Examples/FullwaveRectifier_SCR/scr.cir.ckt | |
parent | 823d892cbafccc47287ffebd01316754e7efad56 (diff) | |
download | eSim-7e4774656997c34eae3ab09b37c8f82b5b046d48.tar.gz eSim-7e4774656997c34eae3ab09b37c8f82b5b046d48.tar.bz2 eSim-7e4774656997c34eae3ab09b37c8f82b5b046d48.zip |
Remove unwanted example
Diffstat (limited to 'Examples/FullwaveRectifier_SCR/scr.cir.ckt')
-rw-r--r-- | Examples/FullwaveRectifier_SCR/scr.cir.ckt | 19 |
1 files changed, 19 insertions, 0 deletions
diff --git a/Examples/FullwaveRectifier_SCR/scr.cir.ckt b/Examples/FullwaveRectifier_SCR/scr.cir.ckt new file mode 100644 index 00000000..b0e218fd --- /dev/null +++ b/Examples/FullwaveRectifier_SCR/scr.cir.ckt @@ -0,0 +1,19 @@ +* eeschema netlist version 1.1 (spice format) creation date: 08/21/14 11:07:22
+.include diode.lib
+
+u2 5 8 1 port
+* f2
+* Analog Switch analogswitch
+d1 4 2 diode
+v2 3 4 dc 0
+c1 5 6 10u
+r2 5 6 1
+* f1
+v1 9 7 dc 0
+r1 8 9 50
+Vf2 2 5 0
+f2 5 6 Vf2 100
+Vf1 7 5 0
+f1 5 6 Vf1 10
+a1 6 (1 3) u1
+.model u1 aswitch(cntl_on=0.25 cntl_off=0.1 r_on=0.0125 r_off=1000000)
|