summaryrefslogtreecommitdiff
path: root/Examples/Diac_Triac/diac.sub
diff options
context:
space:
mode:
authorFahim2016-03-03 23:00:00 +0530
committerFahim2016-03-03 23:00:00 +0530
commit7e4774656997c34eae3ab09b37c8f82b5b046d48 (patch)
treefe72483af0c1feba7f97d5b9290f647f50840fc1 /Examples/Diac_Triac/diac.sub
parent823d892cbafccc47287ffebd01316754e7efad56 (diff)
downloadeSim-7e4774656997c34eae3ab09b37c8f82b5b046d48.tar.gz
eSim-7e4774656997c34eae3ab09b37c8f82b5b046d48.tar.bz2
eSim-7e4774656997c34eae3ab09b37c8f82b5b046d48.zip
Remove unwanted example
Diffstat (limited to 'Examples/Diac_Triac/diac.sub')
-rw-r--r--Examples/Diac_Triac/diac.sub15
1 files changed, 15 insertions, 0 deletions
diff --git a/Examples/Diac_Triac/diac.sub b/Examples/Diac_Triac/diac.sub
new file mode 100644
index 00000000..7f28ecc2
--- /dev/null
+++ b/Examples/Diac_Triac/diac.sub
@@ -0,0 +1,15 @@
+* Subcircuit diac
+.subckt diac 1 2
+* /opt/esim/src/subcircuitlibrary/diac/diac.cir
+* u1 1 1 2 aswitch
+* u2 1 1 2 aswitch
+a1 1 (1 2) u1
+a2 1 (1 2) u2
+* Schematic Name: aswitch, NgSpice Name: aswitch
+.model u1 aswitch(log=TRUE cntl_off=0.1 cntl_on=25 r_on=0.0125 r_off=1000000 )
+* Schematic Name: aswitch, NgSpice Name: aswitch
+.model u2 aswitch(log=TRUE cntl_off=-0.1 cntl_on=-25 r_on=0.0125 r_off=1000000 )
+
+* Control Statements
+
+.ends diac