summaryrefslogtreecommitdiff
path: root/Examples/CMOS_Inverter/CMOS_Inverter.cir
diff options
context:
space:
mode:
authorfahim2015-08-05 13:52:57 +0530
committerfahim2015-08-05 13:52:57 +0530
commitdf569f79a7ee495291324e07d99af990104e3db2 (patch)
treea005c682aa78b58b7dd5bb693c415eff9c04d04b /Examples/CMOS_Inverter/CMOS_Inverter.cir
parentc4971ed867af4a970a3cd1c23825adee5073372e (diff)
downloadeSim-df569f79a7ee495291324e07d99af990104e3db2.tar.gz
eSim-df569f79a7ee495291324e07d99af990104e3db2.tar.bz2
eSim-df569f79a7ee495291324e07d99af990104e3db2.zip
Subject: Added eSim Examples
Description: Added eSim Examples
Diffstat (limited to 'Examples/CMOS_Inverter/CMOS_Inverter.cir')
-rw-r--r--Examples/CMOS_Inverter/CMOS_Inverter.cir13
1 files changed, 13 insertions, 0 deletions
diff --git a/Examples/CMOS_Inverter/CMOS_Inverter.cir b/Examples/CMOS_Inverter/CMOS_Inverter.cir
new file mode 100644
index 00000000..b435cd1c
--- /dev/null
+++ b/Examples/CMOS_Inverter/CMOS_Inverter.cir
@@ -0,0 +1,13 @@
+* EESchema Netlist Version 1.1 (Spice format) creation date: Fri Jun 12 12:25:06 2015
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+*Sheet Name:/
+C1 3 4 1u
+v1 1 4 dc
+v2 2 4 5
+M1 3 1 4 4 MOS_N
+M2 3 1 2 2 MOS_P
+
+.end