diff options
| author | rahulp13 | 2020-02-14 15:16:35 +0530 |
|---|---|---|
| committer | rahulp13 | 2020-02-14 15:16:35 +0530 |
| commit | cb55e59de7ee4383c04edfae7c39ad9ae9552b36 (patch) | |
| tree | de1b292a10e8196689bf1a208fe6fe32f4618846 /Examples/Analysis_Of_Digital_IC/4023_test | |
| parent | 08d4a0336550a0e610709970a0c5d366e109fe82 (diff) | |
| download | eSim-cb55e59de7ee4383c04edfae7c39ad9ae9552b36.tar.gz eSim-cb55e59de7ee4383c04edfae7c39ad9ae9552b36.tar.bz2 eSim-cb55e59de7ee4383c04edfae7c39ad9ae9552b36.zip | |
common code for Win and Linux, merged py2 changes
Diffstat (limited to 'Examples/Analysis_Of_Digital_IC/4023_test')
22 files changed, 1623 insertions, 0 deletions
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib b/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib new file mode 100644 index 00000000..0a3ccf7f --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and-cache.lib @@ -0,0 +1,61 @@ +EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# PORT
+#
+DEF PORT U 0 40 Y Y 26 F N
+F0 "U" 50 100 30 H V C CNN
+F1 "PORT" 0 0 30 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
+A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
+S -100 50 100 -50 0 1 0 N
+X ~ 1 250 0 100 L 30 30 1 1 B
+X ~ 2 250 0 100 L 30 30 2 1 B
+X ~ 3 250 0 100 L 30 30 3 1 B
+X ~ 4 250 0 100 L 30 30 4 1 B
+X ~ 5 250 0 100 L 30 30 5 1 B
+X ~ 6 250 0 100 L 30 30 6 1 B
+X ~ 7 250 0 100 L 30 30 7 1 B
+X ~ 8 250 0 100 L 30 30 8 1 B
+X ~ 9 250 0 100 L 30 30 9 1 B
+X ~ 10 250 0 100 L 30 30 10 1 B
+X ~ 11 250 0 100 L 30 30 11 1 B
+X ~ 12 250 0 100 L 30 30 12 1 B
+X ~ 13 250 0 100 L 30 30 13 1 B
+X ~ 14 250 0 100 L 30 30 14 1 B
+X ~ 15 250 0 100 L 30 30 15 1 B
+X ~ 16 250 0 100 L 30 30 16 1 B
+X ~ 17 250 0 100 L 30 30 17 1 B
+X ~ 18 250 0 100 L 30 30 18 1 B
+X ~ 19 250 0 100 L 30 30 19 1 B
+X ~ 20 250 0 100 L 30 30 20 1 B
+X ~ 21 250 0 100 L 30 30 21 1 B
+X ~ 22 250 0 100 L 30 30 22 1 B
+X ~ 23 250 0 100 L 30 30 23 1 B
+X ~ 24 250 0 100 L 30 30 24 1 B
+X ~ 25 250 0 100 L 30 30 25 1 B
+X ~ 26 250 0 100 L 30 30 26 1 B
+ENDDRAW
+ENDDEF
+#
+# d_and
+#
+DEF d_and U 0 40 Y Y 1 F N
+F0 "U" 0 0 60 H V C CNN
+F1 "d_and" 50 100 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 149 50 100 -894 0 0 1 0 N 150 -50 250 50
+A 150 49 100 6 900 0 1 0 N 250 50 150 150
+P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N
+X IN1 1 -450 100 200 R 50 50 1 1 I
+X IN2 2 -450 0 200 R 50 50 1 1 I
+X OUT 3 450 50 200 L 50 50 1 1 O
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir new file mode 100644 index 00000000..15f8954d --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir @@ -0,0 +1,13 @@ +* C:\Users\malli\eSim\src\SubcircuitLibrary\3_and\3_and.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 03/26/19 18:42:57
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+U2 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U2-Pad3_ d_and
+U3 Net-_U2-Pad3_ Net-_U1-Pad3_ Net-_U1-Pad4_ d_and
+U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ PORT
+
+.end
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out new file mode 100644 index 00000000..e3c96645 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.cir.out @@ -0,0 +1,20 @@ +* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir
+
+* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and
+* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and
+* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ port
+a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2
+a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+.tran 0e-00 0e-00 0e-00
+
+* Control Statements
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro new file mode 100644 index 00000000..0fdf4d25 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.pro @@ -0,0 +1,44 @@ +update=05/31/19 15:26:09
+version=1
+last_client=eeschema
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=../../../kicadSchematicLibrary
+[eeschema/libraries]
+LibName1=eSim_Analog
+LibName2=eSim_Devices
+LibName3=eSim_Digital
+LibName4=eSim_Hybrid
+LibName5=eSim_Miscellaneous
+LibName6=eSim_Plot
+LibName7=eSim_Power
+LibName8=eSim_PSpice
+LibName9=eSim_Sources
+LibName10=eSim_Subckt
+LibName11=eSim_User
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch new file mode 100644 index 00000000..c853bf49 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sch @@ -0,0 +1,130 @@ +EESchema Schematic File Version 2
+LIBS:power
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:valves
+LIBS:eSim_Analog
+LIBS:eSim_Devices
+LIBS:eSim_Digital
+LIBS:eSim_Hybrid
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Plot
+LIBS:eSim_Power
+LIBS:eSim_PSpice
+LIBS:eSim_Sources
+LIBS:eSim_Subckt
+LIBS:eSim_User
+LIBS:3_and-cache
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L d_and U2
+U 1 1 5C9A24D8
+P 4250 2700
+F 0 "U2" H 4250 2700 60 0000 C CNN
+F 1 "d_and" H 4300 2800 60 0000 C CNN
+F 2 "" H 4250 2700 60 0000 C CNN
+F 3 "" H 4250 2700 60 0000 C CNN
+ 1 4250 2700
+ 1 0 0 -1
+$EndComp
+$Comp
+L d_and U3
+U 1 1 5C9A2538
+P 5150 2900
+F 0 "U3" H 5150 2900 60 0000 C CNN
+F 1 "d_and" H 5200 3000 60 0000 C CNN
+F 2 "" H 5150 2900 60 0000 C CNN
+F 3 "" H 5150 2900 60 0000 C CNN
+ 1 5150 2900
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 1 1 5C9A259A
+P 3050 2600
+F 0 "U1" H 3100 2700 30 0000 C CNN
+F 1 "PORT" H 3050 2600 30 0000 C CNN
+F 2 "" H 3050 2600 60 0000 C CNN
+F 3 "" H 3050 2600 60 0000 C CNN
+ 1 3050 2600
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 2 1 5C9A25D9
+P 3050 2800
+F 0 "U1" H 3100 2900 30 0000 C CNN
+F 1 "PORT" H 3050 2800 30 0000 C CNN
+F 2 "" H 3050 2800 60 0000 C CNN
+F 3 "" H 3050 2800 60 0000 C CNN
+ 2 3050 2800
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 3 1 5C9A260A
+P 3050 3100
+F 0 "U1" H 3100 3200 30 0000 C CNN
+F 1 "PORT" H 3050 3100 30 0000 C CNN
+F 2 "" H 3050 3100 60 0000 C CNN
+F 3 "" H 3050 3100 60 0000 C CNN
+ 3 3050 3100
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 4 1 5C9A2637
+P 6900 2850
+F 0 "U1" H 6950 2950 30 0000 C CNN
+F 1 "PORT" H 6900 2850 30 0000 C CNN
+F 2 "" H 6900 2850 60 0000 C CNN
+F 3 "" H 6900 2850 60 0000 C CNN
+ 4 6900 2850
+ -1 0 0 1
+$EndComp
+Wire Wire Line
+ 4700 2650 4700 2800
+Wire Wire Line
+ 5600 2850 6650 2850
+Wire Wire Line
+ 3800 2600 3300 2600
+Wire Wire Line
+ 3800 2700 3300 2700
+Wire Wire Line
+ 3300 2700 3300 2800
+Wire Wire Line
+ 3300 3100 4700 3100
+Wire Wire Line
+ 4700 3100 4700 2900
+Text Notes 3500 2600 0 60 ~ 12
+in1
+Text Notes 3450 2800 0 60 ~ 12
+in2\n
+Text Notes 3500 3100 0 60 ~ 12
+in3
+Text Notes 6100 2850 0 60 ~ 12
+out
+$EndSCHEMATC
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub new file mode 100644 index 00000000..b949ae4f --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and.sub @@ -0,0 +1,14 @@ +* Subcircuit 3_and
+.subckt 3_and net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_
+* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir
+* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and
+* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and
+a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2
+a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Control Statements
+
+.ends 3_and
\ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml b/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml new file mode 100644 index 00000000..abc5faaa --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/3_and_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u2 name="type">d_and<field1 name="Enter Fall Delay (default=1.0e-9)" /><field2 name="Enter Input Load (default=1.0e-12)" /><field3 name="Enter Rise Delay (default=1.0e-9)" /></u2><u3 name="type">d_and<field4 name="Enter Fall Delay (default=1.0e-9)" /><field5 name="Enter Input Load (default=1.0e-12)" /><field6 name="Enter Rise Delay (default=1.0e-9)" /></u3></model><devicemodel /><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">Sec</field4><field5 name="Step Combo">Sec</field5><field6 name="Stop Combo">Sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023-cache.lib b/Examples/Analysis_Of_Digital_IC/4023_test/4023-cache.lib new file mode 100644 index 00000000..e7a4d719 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023-cache.lib @@ -0,0 +1,76 @@ +EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# 3_and
+#
+DEF 3_and X 0 40 Y Y 1 F N
+F0 "X" 100 -50 60 H V C CNN
+F1 "3_and" 150 150 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 150 50 158 716 -716 0 1 0 N 200 200 200 -100
+P 2 0 1 0 -150 200 200 200 N
+P 3 0 1 0 -150 200 -150 -100 200 -100 N
+X in1 1 -350 150 200 R 50 50 1 1 I
+X in2 2 -350 50 200 R 50 50 1 1 I
+X in3 3 -350 -50 200 R 50 50 1 1 I
+X out 4 500 50 200 L 50 50 1 1 O
+ENDDRAW
+ENDDEF
+#
+# PORT
+#
+DEF PORT U 0 40 Y Y 26 F N
+F0 "U" 50 100 30 H V C CNN
+F1 "PORT" 0 0 30 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
+A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
+S -100 50 100 -50 0 1 0 N
+X ~ 1 250 0 100 L 30 30 1 1 B
+X ~ 2 250 0 100 L 30 30 2 1 B
+X ~ 3 250 0 100 L 30 30 3 1 B
+X ~ 4 250 0 100 L 30 30 4 1 B
+X ~ 5 250 0 100 L 30 30 5 1 B
+X ~ 6 250 0 100 L 30 30 6 1 B
+X ~ 7 250 0 100 L 30 30 7 1 B
+X ~ 8 250 0 100 L 30 30 8 1 B
+X ~ 9 250 0 100 L 30 30 9 1 B
+X ~ 10 250 0 100 L 30 30 10 1 B
+X ~ 11 250 0 100 L 30 30 11 1 B
+X ~ 12 250 0 100 L 30 30 12 1 B
+X ~ 13 250 0 100 L 30 30 13 1 B
+X ~ 14 250 0 100 L 30 30 14 1 B
+X ~ 15 250 0 100 L 30 30 15 1 B
+X ~ 16 250 0 100 L 30 30 16 1 B
+X ~ 17 250 0 100 L 30 30 17 1 B
+X ~ 18 250 0 100 L 30 30 18 1 B
+X ~ 19 250 0 100 L 30 30 19 1 B
+X ~ 20 250 0 100 L 30 30 20 1 B
+X ~ 21 250 0 100 L 30 30 21 1 B
+X ~ 22 250 0 100 L 30 30 22 1 B
+X ~ 23 250 0 100 L 30 30 23 1 B
+X ~ 24 250 0 100 L 30 30 24 1 B
+X ~ 25 250 0 100 L 30 30 25 1 B
+X ~ 26 250 0 100 L 30 30 26 1 B
+ENDDRAW
+ENDDEF
+#
+# d_inverter
+#
+DEF d_inverter U 0 40 Y Y 1 F N
+F0 "U" 0 -100 60 H V C CNN
+F1 "d_inverter" 0 150 60 H V C CNN
+F2 "" 50 -50 60 H V C CNN
+F3 "" 50 -50 60 H V C CNN
+DRAW
+P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N
+X ~ 1 -300 0 200 R 50 50 1 1 I
+X ~ 2 300 0 200 L 50 50 1 1 O I
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023.cir b/Examples/Analysis_Of_Digital_IC/4023_test/4023.cir new file mode 100644 index 00000000..3c228446 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023.cir @@ -0,0 +1,17 @@ +* C:\Users\malli\eSim\src\SubcircuitLibrary\4023\4023.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 05/31/19 15:33:14
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+X3 Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U4-Pad1_ 3_and
+U4 Net-_U4-Pad1_ Net-_U1-Pad10_ d_inverter
+U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ ? Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ ? PORT
+X2 Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad3_ Net-_U3-Pad1_ 3_and
+U3 Net-_U3-Pad1_ Net-_U1-Pad6_ d_inverter
+X1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad8_ Net-_U2-Pad1_ 3_and
+U2 Net-_U2-Pad1_ Net-_U1-Pad9_ d_inverter
+
+.end
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023.cir.out b/Examples/Analysis_Of_Digital_IC/4023_test/4023.cir.out new file mode 100644 index 00000000..09b30237 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023.cir.out @@ -0,0 +1,28 @@ +* c:\users\malli\esim\src\subcircuitlibrary\4023\4023.cir
+
+.include 3_and.sub
+x3 net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u4-pad1_ 3_and
+* u4 net-_u4-pad1_ net-_u1-pad10_ d_inverter
+* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ ? net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ ? port
+x2 net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad3_ net-_u3-pad1_ 3_and
+* u3 net-_u3-pad1_ net-_u1-pad6_ d_inverter
+x1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad8_ net-_u2-pad1_ 3_and
+* u2 net-_u2-pad1_ net-_u1-pad9_ d_inverter
+a1 net-_u4-pad1_ net-_u1-pad10_ u4
+a2 net-_u3-pad1_ net-_u1-pad6_ u3
+a3 net-_u2-pad1_ net-_u1-pad9_ u2
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u4 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u3 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u2 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+.tran 0e-00 0e-00 0e-00
+
+* Control Statements
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023.pro b/Examples/Analysis_Of_Digital_IC/4023_test/4023.pro new file mode 100644 index 00000000..6a83e3e3 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023.pro @@ -0,0 +1,44 @@ +update=05/31/19 15:32:35
+version=1
+last_client=eeschema
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=../../../kicadSchematicLibrary
+[eeschema/libraries]
+LibName1=power
+LibName2=eSim_Analog
+LibName3=eSim_Devices
+LibName4=eSim_Digital
+LibName5=eSim_Hybrid
+LibName6=eSim_Miscellaneous
+LibName7=eSim_Plot
+LibName8=eSim_Power
+LibName9=eSim_Sources
+LibName10=eSim_Subckt
+LibName11=eSim_User
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023.sch b/Examples/Analysis_Of_Digital_IC/4023_test/4023.sch new file mode 100644 index 00000000..ed64345f --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023.sch @@ -0,0 +1,309 @@ +EESchema Schematic File Version 2
+LIBS:power
+LIBS:eSim_Analog
+LIBS:eSim_Devices
+LIBS:eSim_Digital
+LIBS:eSim_Hybrid
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Plot
+LIBS:eSim_Power
+LIBS:eSim_Sources
+LIBS:eSim_Subckt
+LIBS:eSim_User
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L 3_and X3
+U 1 1 5CF0FA82
+P 4800 2500
+F 0 "X3" H 4900 2450 60 0000 C CNN
+F 1 "3_and" H 4950 2650 60 0000 C CNN
+F 2 "" H 4800 2500 60 0000 C CNN
+F 3 "" H 4800 2500 60 0000 C CNN
+ 1 4800 2500
+ 1 0 0 -1
+$EndComp
+$Comp
+L d_inverter U4
+U 1 1 5CF0FB13
+P 6150 2450
+F 0 "U4" H 6150 2350 60 0000 C CNN
+F 1 "d_inverter" H 6150 2600 60 0000 C CNN
+F 2 "" H 6200 2400 60 0000 C CNN
+F 3 "" H 6200 2400 60 0000 C CNN
+ 1 6150 2450
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 11 1 5CF0FB34
+P 3100 1950
+F 0 "U1" H 3150 2050 30 0000 C CNN
+F 1 "PORT" H 3100 1950 30 0000 C CNN
+F 2 "" H 3100 1950 60 0000 C CNN
+F 3 "" H 3100 1950 60 0000 C CNN
+ 11 3100 1950
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 12 1 5CF0FB90
+P 3100 2350
+F 0 "U1" H 3150 2450 30 0000 C CNN
+F 1 "PORT" H 3100 2350 30 0000 C CNN
+F 2 "" H 3100 2350 60 0000 C CNN
+F 3 "" H 3100 2350 60 0000 C CNN
+ 12 3100 2350
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 13 1 5CF0FBB8
+P 3100 2750
+F 0 "U1" H 3150 2850 30 0000 C CNN
+F 1 "PORT" H 3100 2750 30 0000 C CNN
+F 2 "" H 3100 2750 60 0000 C CNN
+F 3 "" H 3100 2750 60 0000 C CNN
+ 13 3100 2750
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 10 1 5CF0FBED
+P 7800 2450
+F 0 "U1" H 7850 2550 30 0000 C CNN
+F 1 "PORT" H 7800 2450 30 0000 C CNN
+F 2 "" H 7800 2450 60 0000 C CNN
+F 3 "" H 7800 2450 60 0000 C CNN
+ 10 7800 2450
+ -1 0 0 1
+$EndComp
+Wire Wire Line
+ 7550 2450 6450 2450
+Wire Wire Line
+ 5850 2450 5300 2450
+Wire Wire Line
+ 4450 2350 4450 1950
+Wire Wire Line
+ 4450 1950 3350 1950
+Wire Wire Line
+ 4450 2450 4100 2450
+Wire Wire Line
+ 4100 2450 4100 2350
+Wire Wire Line
+ 4100 2350 3350 2350
+Wire Wire Line
+ 3350 2750 3950 2750
+Wire Wire Line
+ 3950 2750 3950 2550
+Wire Wire Line
+ 3950 2550 4450 2550
+$Comp
+L 3_and X2
+U 1 1 5CF0FF35
+P 4700 3800
+F 0 "X2" H 4800 3750 60 0000 C CNN
+F 1 "3_and" H 4850 3950 60 0000 C CNN
+F 2 "" H 4700 3800 60 0000 C CNN
+F 3 "" H 4700 3800 60 0000 C CNN
+ 1 4700 3800
+ 1 0 0 -1
+$EndComp
+$Comp
+L d_inverter U3
+U 1 1 5CF0FF3B
+P 6050 3750
+F 0 "U3" H 6050 3650 60 0000 C CNN
+F 1 "d_inverter" H 6050 3900 60 0000 C CNN
+F 2 "" H 6100 3700 60 0000 C CNN
+F 3 "" H 6100 3700 60 0000 C CNN
+ 1 6050 3750
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 4 1 5CF0FF41
+P 3000 3250
+F 0 "U1" H 3050 3350 30 0000 C CNN
+F 1 "PORT" H 3000 3250 30 0000 C CNN
+F 2 "" H 3000 3250 60 0000 C CNN
+F 3 "" H 3000 3250 60 0000 C CNN
+ 4 3000 3250
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 5 1 5CF0FF47
+P 3000 3650
+F 0 "U1" H 3050 3750 30 0000 C CNN
+F 1 "PORT" H 3000 3650 30 0000 C CNN
+F 2 "" H 3000 3650 60 0000 C CNN
+F 3 "" H 3000 3650 60 0000 C CNN
+ 5 3000 3650
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 3 1 5CF0FF4D
+P 3000 4050
+F 0 "U1" H 3050 4150 30 0000 C CNN
+F 1 "PORT" H 3000 4050 30 0000 C CNN
+F 2 "" H 3000 4050 60 0000 C CNN
+F 3 "" H 3000 4050 60 0000 C CNN
+ 3 3000 4050
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 6 1 5CF0FF53
+P 7700 3750
+F 0 "U1" H 7750 3850 30 0000 C CNN
+F 1 "PORT" H 7700 3750 30 0000 C CNN
+F 2 "" H 7700 3750 60 0000 C CNN
+F 3 "" H 7700 3750 60 0000 C CNN
+ 6 7700 3750
+ -1 0 0 1
+$EndComp
+Wire Wire Line
+ 7450 3750 6350 3750
+Wire Wire Line
+ 5750 3750 5200 3750
+Wire Wire Line
+ 4350 3650 4350 3250
+Wire Wire Line
+ 4350 3250 3250 3250
+Wire Wire Line
+ 4350 3750 4000 3750
+Wire Wire Line
+ 4000 3750 4000 3650
+Wire Wire Line
+ 4000 3650 3250 3650
+Wire Wire Line
+ 3250 4050 3850 4050
+Wire Wire Line
+ 3850 4050 3850 3850
+Wire Wire Line
+ 3850 3850 4350 3850
+$Comp
+L 3_and X1
+U 1 1 5CF100B9
+P 4650 5100
+F 0 "X1" H 4750 5050 60 0000 C CNN
+F 1 "3_and" H 4800 5250 60 0000 C CNN
+F 2 "" H 4650 5100 60 0000 C CNN
+F 3 "" H 4650 5100 60 0000 C CNN
+ 1 4650 5100
+ 1 0 0 -1
+$EndComp
+$Comp
+L d_inverter U2
+U 1 1 5CF100BF
+P 6000 5050
+F 0 "U2" H 6000 4950 60 0000 C CNN
+F 1 "d_inverter" H 6000 5200 60 0000 C CNN
+F 2 "" H 6050 5000 60 0000 C CNN
+F 3 "" H 6050 5000 60 0000 C CNN
+ 1 6000 5050
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 1 1 5CF100C5
+P 2950 4550
+F 0 "U1" H 3000 4650 30 0000 C CNN
+F 1 "PORT" H 2950 4550 30 0000 C CNN
+F 2 "" H 2950 4550 60 0000 C CNN
+F 3 "" H 2950 4550 60 0000 C CNN
+ 1 2950 4550
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 2 1 5CF100CB
+P 2950 4950
+F 0 "U1" H 3000 5050 30 0000 C CNN
+F 1 "PORT" H 2950 4950 30 0000 C CNN
+F 2 "" H 2950 4950 60 0000 C CNN
+F 3 "" H 2950 4950 60 0000 C CNN
+ 2 2950 4950
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 8 1 5CF100D1
+P 2950 5350
+F 0 "U1" H 3000 5450 30 0000 C CNN
+F 1 "PORT" H 2950 5350 30 0000 C CNN
+F 2 "" H 2950 5350 60 0000 C CNN
+F 3 "" H 2950 5350 60 0000 C CNN
+ 8 2950 5350
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 9 1 5CF100D7
+P 7650 5050
+F 0 "U1" H 7700 5150 30 0000 C CNN
+F 1 "PORT" H 7650 5050 30 0000 C CNN
+F 2 "" H 7650 5050 60 0000 C CNN
+F 3 "" H 7650 5050 60 0000 C CNN
+ 9 7650 5050
+ -1 0 0 1
+$EndComp
+Wire Wire Line
+ 7400 5050 6300 5050
+Wire Wire Line
+ 5700 5050 5150 5050
+Wire Wire Line
+ 4300 4950 4300 4550
+Wire Wire Line
+ 4300 4550 3200 4550
+Wire Wire Line
+ 4300 5050 3950 5050
+Wire Wire Line
+ 3950 5050 3950 4950
+Wire Wire Line
+ 3950 4950 3200 4950
+Wire Wire Line
+ 3200 5350 3800 5350
+Wire Wire Line
+ 3800 5350 3800 5150
+Wire Wire Line
+ 3800 5150 4300 5150
+$Comp
+L PORT U1
+U 7 1 5CF101BF
+P 9950 3350
+F 0 "U1" H 10000 3450 30 0000 C CNN
+F 1 "PORT" H 9950 3350 30 0000 C CNN
+F 2 "" H 9950 3350 60 0000 C CNN
+F 3 "" H 9950 3350 60 0000 C CNN
+ 7 9950 3350
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 14 1 5CF1025C
+P 9950 3900
+F 0 "U1" H 10000 4000 30 0000 C CNN
+F 1 "PORT" H 9950 3900 30 0000 C CNN
+F 2 "" H 9950 3900 60 0000 C CNN
+F 3 "" H 9950 3900 60 0000 C CNN
+ 14 9950 3900
+ -1 0 0 1
+$EndComp
+NoConn ~ 9700 3350
+NoConn ~ 9700 3900
+$EndSCHEMATC
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023.sub b/Examples/Analysis_Of_Digital_IC/4023_test/4023.sub new file mode 100644 index 00000000..049fad06 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023.sub @@ -0,0 +1,22 @@ +* Subcircuit 4023
+.subckt 4023 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ ? net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ ?
+* c:\users\malli\esim\src\subcircuitlibrary\4023\4023.cir
+.include 3_and.sub
+x3 net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u4-pad1_ 3_and
+* u4 net-_u4-pad1_ net-_u1-pad10_ d_inverter
+x2 net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad3_ net-_u3-pad1_ 3_and
+* u3 net-_u3-pad1_ net-_u1-pad6_ d_inverter
+x1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad8_ net-_u2-pad1_ 3_and
+* u2 net-_u2-pad1_ net-_u1-pad9_ d_inverter
+a1 net-_u4-pad1_ net-_u1-pad10_ u4
+a2 net-_u3-pad1_ net-_u1-pad6_ u3
+a3 net-_u2-pad1_ net-_u1-pad9_ u2
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u4 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u3 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u2 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Control Statements
+
+.ends 4023
\ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_Previous_Values.xml b/Examples/Analysis_Of_Digital_IC/4023_test/4023_Previous_Values.xml new file mode 100644 index 00000000..ad900de2 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">Sec</field4><field5 name="Step Combo">Sec</field5><field6 name="Stop Combo">Sec</field6></tran></analysis><source /><model><u4 name="type">d_inverter<field1 name="Enter Fall Delay (default=1.0e-9)" /><field2 name="Enter Input Load (default=1.0e-12)" /><field3 name="Enter Rise Delay (default=1.0e-9)" /></u4><u3 name="type">d_inverter<field4 name="Enter Fall Delay (default=1.0e-9)" /><field5 name="Enter Input Load (default=1.0e-12)" /><field6 name="Enter Rise Delay (default=1.0e-9)" /></u3><u2 name="type">d_inverter<field7 name="Enter Fall Delay (default=1.0e-9)" /><field8 name="Enter Input Load (default=1.0e-12)" /><field9 name="Enter Rise Delay (default=1.0e-9)" /></u2></model><devicemodel /><subcircuit><x2><field>C:\Users\malli\eSim\src\SubcircuitLibrary\3_and</field></x2><x3><field>C:\Users\malli\eSim\src\SubcircuitLibrary\3_and</field></x3><x1><field>C:\Users\malli\eSim\src\SubcircuitLibrary\3_and</field></x1></subcircuit></KicadtoNgspice>
\ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test-cache.lib b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test-cache.lib new file mode 100644 index 00000000..725472f5 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test-cache.lib @@ -0,0 +1,122 @@ +EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# 4023
+#
+DEF 4023 X 0 40 Y Y 1 F N
+F0 "X" 0 -100 60 H V C CNN
+F1 "4023" 0 100 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+S -300 450 300 -450 0 1 0 N
+X A1 1 -500 300 200 R 50 50 1 1 I
+X B1 2 -500 200 200 R 50 50 1 1 I
+X A2 3 -500 100 200 R 50 50 1 1 I
+X B2 4 -500 0 200 R 50 50 1 1 I
+X C2 5 -500 -100 200 R 50 50 1 1 I
+X Q2 6 -500 -200 200 R 50 50 1 1 O
+X Vss 7 -500 -300 200 R 50 50 1 1 I
+X C1 8 500 -300 200 L 50 50 1 1 I
+X Q1 9 500 -200 200 L 50 50 1 1 O
+X Q3 10 500 -100 200 L 50 50 1 1 O
+X C3 11 500 0 200 L 50 50 1 1 I
+X B3 12 500 100 200 L 50 50 1 1 I
+X A3 13 500 200 200 L 50 50 1 1 I
+X Vdd 14 500 300 200 L 50 50 1 1 I
+ENDDRAW
+ENDDEF
+#
+# DC
+#
+DEF DC v 0 40 Y Y 1 F N
+F0 "v" -200 100 60 H V C CNN
+F1 "DC" -200 -50 60 H V C CNN
+F2 "R1" -300 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+$FPLIST
+ 1_pin
+$ENDFPLIST
+DRAW
+C 0 0 150 0 1 0 N
+X + 1 0 450 300 D 50 50 1 1 P
+X - 2 0 -450 300 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# PWR_FLAG
+#
+DEF PWR_FLAG #FLG 0 0 N N 1 F P
+F0 "#FLG" 0 95 50 H I C CNN
+F1 "PWR_FLAG" 0 180 50 H V C CNN
+F2 "" 0 0 50 H V C CNN
+F3 "" 0 0 50 H V C CNN
+DRAW
+X pwr 1 0 0 0 U 20 20 0 0 w
+P 6 0 1 0 0 0 0 50 -75 100 0 150 75 100 0 50 N
+ENDDRAW
+ENDDEF
+#
+# adc_bridge_3
+#
+DEF adc_bridge_3 U 0 40 Y Y 1 F N
+F0 "U" 0 0 60 H V C CNN
+F1 "adc_bridge_3" 0 150 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+S -400 200 350 -200 0 1 0 N
+X IN1 1 -600 50 200 R 50 50 1 1 I
+X IN2 2 -600 -50 200 R 50 50 1 1 I
+X IN3 3 -600 -150 200 R 50 50 1 1 I
+X OUT1 4 550 50 200 L 50 50 1 1 O
+X OUT2 5 550 -50 200 L 50 50 1 1 O
+X OUT3 6 550 -150 200 L 50 50 1 1 O
+ENDDRAW
+ENDDEF
+#
+# dac_bridge_3
+#
+DEF dac_bridge_3 U 0 40 Y Y 1 F N
+F0 "U" 0 0 60 H V C CNN
+F1 "dac_bridge_3" 0 150 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+S -400 200 350 -200 0 1 0 N
+X IN1 1 -600 50 200 R 50 50 1 1 I
+X IN2 2 -600 -50 200 R 50 50 1 1 I
+X IN3 3 -600 -150 200 R 50 50 1 1 I
+X OUT1 4 550 50 200 L 50 50 1 1 O
+X OUT2 5 550 -50 200 L 50 50 1 1 O
+X OUT3 6 550 -150 200 L 50 50 1 1 O
+ENDDRAW
+ENDDEF
+#
+# eSim_GND
+#
+DEF eSim_GND #PWR 0 0 Y Y 1 F P
+F0 "#PWR" 0 -250 50 H I C CNN
+F1 "eSim_GND" 0 -150 50 H V C CNN
+F2 "" 0 0 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+DRAW
+P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
+X GND 1 0 0 0 D 50 50 1 1 W N
+ENDDRAW
+ENDDEF
+#
+# plot_v1
+#
+DEF plot_v1 U 0 40 Y Y 1 F N
+F0 "U" 0 500 60 H V C CNN
+F1 "plot_v1" 200 350 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+C 0 500 100 0 1 0 N
+X ~ ~ 0 200 200 U 50 50 1 1 I
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.cir b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.cir new file mode 100644 index 00000000..9356242a --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.cir @@ -0,0 +1,36 @@ +* C:\Users\malli\eSim-Workspace\4023_test\4023_test.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 06/01/19 15:46:37
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+X1 Net-_U7-Pad4_ Net-_U7-Pad5_ Net-_U8-Pad4_ Net-_U8-Pad5_ Net-_U8-Pad6_ Net-_U9-Pad2_ ? Net-_U7-Pad6_ Net-_U9-Pad1_ Net-_U9-Pad3_ Net-_U10-Pad6_ Net-_U10-Pad5_ Net-_U10-Pad4_ ? 4023
+U8 a2 b2 c2 Net-_U8-Pad4_ Net-_U8-Pad5_ Net-_U8-Pad6_ adc_bridge_3
+U7 a1 b1 c1 Net-_U7-Pad4_ Net-_U7-Pad5_ Net-_U7-Pad6_ adc_bridge_3
+U10 a3 b3 c3 Net-_U10-Pad4_ Net-_U10-Pad5_ Net-_U10-Pad6_ adc_bridge_3
+U9 Net-_U9-Pad1_ Net-_U9-Pad2_ Net-_U9-Pad3_ q1 q2 q3 dac_bridge_3
+v1 a1 GND DC
+v2 b1 GND DC
+v3 c1 GND DC
+v4 a2 GND DC
+v5 b2 GND DC
+v6 c2 GND DC
+v7 a3 GND DC
+v8 b3 GND DC
+v9 c3 GND DC
+U16 b3 plot_v1
+U12 a3 plot_v1
+U14 c3 plot_v1
+U2 b2 plot_v1
+U5 c2 plot_v1
+U4 a2 plot_v1
+U3 c1 plot_v1
+U6 a1 plot_v1
+U1 b1 plot_v1
+U13 q3 plot_v1
+U15 q2 plot_v1
+U11 q1 plot_v1
+
+.end
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.cir.out b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.cir.out new file mode 100644 index 00000000..7daf875f --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.cir.out @@ -0,0 +1,62 @@ +* c:\users\malli\esim-workspace\4023_test\4023_test.cir
+
+.include 4023.sub
+x1 net-_u7-pad4_ net-_u7-pad5_ net-_u8-pad4_ net-_u8-pad5_ net-_u8-pad6_ net-_u9-pad2_ ? net-_u7-pad6_ net-_u9-pad1_ net-_u9-pad3_ net-_u10-pad6_ net-_u10-pad5_ net-_u10-pad4_ ? 4023
+* u8 a2 b2 c2 net-_u8-pad4_ net-_u8-pad5_ net-_u8-pad6_ adc_bridge_3
+* u7 a1 b1 c1 net-_u7-pad4_ net-_u7-pad5_ net-_u7-pad6_ adc_bridge_3
+* u10 a3 b3 c3 net-_u10-pad4_ net-_u10-pad5_ net-_u10-pad6_ adc_bridge_3
+* u9 net-_u9-pad1_ net-_u9-pad2_ net-_u9-pad3_ q1 q2 q3 dac_bridge_3
+v1 a1 gnd dc 5
+v2 b1 gnd dc 5
+v3 c1 gnd dc 5
+v4 a2 gnd dc 5
+v5 b2 gnd dc 5
+v6 c2 gnd dc 5
+v7 a3 gnd dc 5
+v8 b3 gnd dc 5
+v9 c3 gnd dc 5
+* u16 b3 plot_v1
+* u12 a3 plot_v1
+* u14 c3 plot_v1
+* u2 b2 plot_v1
+* u5 c2 plot_v1
+* u4 a2 plot_v1
+* u3 c1 plot_v1
+* u6 a1 plot_v1
+* u1 b1 plot_v1
+* u13 q3 plot_v1
+* u15 q2 plot_v1
+* u11 q1 plot_v1
+a1 [a2 b2 c2 ] [net-_u8-pad4_ net-_u8-pad5_ net-_u8-pad6_ ] u8
+a2 [a1 b1 c1 ] [net-_u7-pad4_ net-_u7-pad5_ net-_u7-pad6_ ] u7
+a3 [a3 b3 c3 ] [net-_u10-pad4_ net-_u10-pad5_ net-_u10-pad6_ ] u10
+a4 [net-_u9-pad1_ net-_u9-pad2_ net-_u9-pad3_ ] [q1 q2 q3 ] u9
+* Schematic Name: adc_bridge_3, NgSpice Name: adc_bridge
+.model u8 adc_bridge(fall_delay=1.0e-9 in_high=2.0 rise_delay=1.0e-9 in_low=1.0 )
+* Schematic Name: adc_bridge_3, NgSpice Name: adc_bridge
+.model u7 adc_bridge(fall_delay=1.0e-9 in_high=2.0 rise_delay=1.0e-9 in_low=1.0 )
+* Schematic Name: adc_bridge_3, NgSpice Name: adc_bridge
+.model u10 adc_bridge(fall_delay=1.0e-9 in_high=2.0 rise_delay=1.0e-9 in_low=1.0 )
+* Schematic Name: dac_bridge_3, NgSpice Name: dac_bridge
+.model u9 dac_bridge(out_undef=0.5 out_low=0.0 out_high=5.0 t_rise=1.0e-9 t_fall=1.0e-9 input_load=1.0e-12 )
+.tran 10e-03 100e-03 0e-03
+
+* Control Statements
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+plot v(b3)
+plot v(a3)
+plot v(c3)
+plot v(b2)
+plot v(c2)
+plot v(a2)
+plot v(c1)
+plot v(a1)
+plot v(b1)
+plot v(q3)
+plot v(q2)
+plot v(q1)
+.endc
+.end
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.pro b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.pro new file mode 100644 index 00000000..e4c3c722 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.pro @@ -0,0 +1,45 @@ +update=06/01/19 15:31:12
+version=1
+last_client=eeschema
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=../../eSim/kicadSchematicLibrary
+[eeschema/libraries]
+LibName1=power
+LibName2=eSim_Analog
+LibName3=eSim_Devices
+LibName4=eSim_Digital
+LibName5=eSim_Hybrid
+LibName6=eSim_Miscellaneous
+LibName7=eSim_Plot
+LibName8=eSim_Power
+LibName9=eSim_PSpice
+LibName10=eSim_Sources
+LibName11=eSim_Subckt
+LibName12=eSim_User
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.proj b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.proj new file mode 100644 index 00000000..eb21693a --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.proj @@ -0,0 +1 @@ +schematicFile 4023_test.sch
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.sch b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.sch new file mode 100644 index 00000000..37e50cf7 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test.sch @@ -0,0 +1,575 @@ +EESchema Schematic File Version 2
+LIBS:power
+LIBS:eSim_Analog
+LIBS:eSim_Devices
+LIBS:eSim_Digital
+LIBS:eSim_Hybrid
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Plot
+LIBS:eSim_Power
+LIBS:eSim_PSpice
+LIBS:eSim_Sources
+LIBS:eSim_Subckt
+LIBS:eSim_User
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L 4023 X1
+U 1 1 5CF24CF9
+P 5300 3900
+F 0 "X1" H 5300 3800 60 0000 C CNN
+F 1 "4023" H 5300 4000 60 0000 C CNN
+F 2 "" H 5300 3900 60 0000 C CNN
+F 3 "" H 5300 3900 60 0000 C CNN
+ 1 5300 3900
+ 1 0 0 -1
+$EndComp
+$Comp
+L adc_bridge_3 U8
+U 1 1 5CF24D5D
+P 3450 4500
+F 0 "U8" H 3450 4500 60 0000 C CNN
+F 1 "adc_bridge_3" H 3450 4650 60 0000 C CNN
+F 2 "" H 3450 4500 60 0000 C CNN
+F 3 "" H 3450 4500 60 0000 C CNN
+ 1 3450 4500
+ 1 0 0 -1
+$EndComp
+$Comp
+L adc_bridge_3 U7
+U 1 1 5CF24DB6
+P 3400 2850
+F 0 "U7" H 3400 2850 60 0000 C CNN
+F 1 "adc_bridge_3" H 3400 3000 60 0000 C CNN
+F 2 "" H 3400 2850 60 0000 C CNN
+F 3 "" H 3400 2850 60 0000 C CNN
+ 1 3400 2850
+ 1 0 0 -1
+$EndComp
+$Comp
+L adc_bridge_3 U10
+U 1 1 5CF24DFF
+P 7000 3750
+F 0 "U10" H 7000 3750 60 0000 C CNN
+F 1 "adc_bridge_3" H 7000 3900 60 0000 C CNN
+F 2 "" H 7000 3750 60 0000 C CNN
+F 3 "" H 7000 3750 60 0000 C CNN
+ 1 7000 3750
+ -1 0 0 -1
+$EndComp
+$Comp
+L dac_bridge_3 U9
+U 1 1 5CF24ECA
+P 6800 5750
+F 0 "U9" H 6800 5750 60 0000 C CNN
+F 1 "dac_bridge_3" H 6800 5900 60 0000 C CNN
+F 2 "" H 6800 5750 60 0000 C CNN
+F 3 "" H 6800 5750 60 0000 C CNN
+ 1 6800 5750
+ 1 0 0 -1
+$EndComp
+$Comp
+L DC v1
+U 1 1 5CF24F1F
+P 1700 2350
+F 0 "v1" H 1500 2450 60 0000 C CNN
+F 1 "DC" H 1500 2300 60 0000 C CNN
+F 2 "R1" H 1400 2350 60 0000 C CNN
+F 3 "" H 1700 2350 60 0000 C CNN
+ 1 1700 2350
+ 0 1 1 0
+$EndComp
+$Comp
+L DC v2
+U 1 1 5CF24F90
+P 1700 2900
+F 0 "v2" H 1500 3000 60 0000 C CNN
+F 1 "DC" H 1500 2850 60 0000 C CNN
+F 2 "R1" H 1400 2900 60 0000 C CNN
+F 3 "" H 1700 2900 60 0000 C CNN
+ 1 1700 2900
+ 0 1 1 0
+$EndComp
+$Comp
+L DC v3
+U 1 1 5CF24FC7
+P 1700 3450
+F 0 "v3" H 1500 3550 60 0000 C CNN
+F 1 "DC" H 1500 3400 60 0000 C CNN
+F 2 "R1" H 1400 3450 60 0000 C CNN
+F 3 "" H 1700 3450 60 0000 C CNN
+ 1 1700 3450
+ 0 1 1 0
+$EndComp
+$Comp
+L DC v4
+U 1 1 5CF25001
+P 1750 4000
+F 0 "v4" H 1550 4100 60 0000 C CNN
+F 1 "DC" H 1550 3950 60 0000 C CNN
+F 2 "R1" H 1450 4000 60 0000 C CNN
+F 3 "" H 1750 4000 60 0000 C CNN
+ 1 1750 4000
+ 0 1 1 0
+$EndComp
+$Comp
+L DC v5
+U 1 1 5CF25044
+P 1750 4550
+F 0 "v5" H 1550 4650 60 0000 C CNN
+F 1 "DC" H 1550 4500 60 0000 C CNN
+F 2 "R1" H 1450 4550 60 0000 C CNN
+F 3 "" H 1750 4550 60 0000 C CNN
+ 1 1750 4550
+ 0 1 1 0
+$EndComp
+$Comp
+L DC v6
+U 1 1 5CF25082
+P 1750 5050
+F 0 "v6" H 1550 5150 60 0000 C CNN
+F 1 "DC" H 1550 5000 60 0000 C CNN
+F 2 "R1" H 1450 5050 60 0000 C CNN
+F 3 "" H 1750 5050 60 0000 C CNN
+ 1 1750 5050
+ 0 1 1 0
+$EndComp
+Wire Wire Line
+ 2800 2800 2800 2350
+Wire Wire Line
+ 2800 2350 2150 2350
+Wire Wire Line
+ 2150 2900 2800 2900
+Wire Wire Line
+ 2150 3450 2800 3450
+Wire Wire Line
+ 2800 3450 2800 3000
+Wire Wire Line
+ 2200 4000 2850 4000
+Wire Wire Line
+ 2850 3900 2850 4450
+Wire Wire Line
+ 2850 4550 2200 4550
+Wire Wire Line
+ 2200 5050 2850 5050
+Wire Wire Line
+ 2850 5050 2850 4650
+Wire Wire Line
+ 900 5050 1300 5050
+Wire Wire Line
+ 900 2350 900 5050
+Wire Wire Line
+ 900 2350 1250 2350
+Wire Wire Line
+ 1250 2900 900 2900
+Connection ~ 900 2900
+Wire Wire Line
+ 1250 3450 900 3450
+Connection ~ 900 3450
+Wire Wire Line
+ 1300 4000 900 4000
+Connection ~ 900 4000
+Wire Wire Line
+ 1300 4550 900 4550
+Connection ~ 900 4550
+Wire Wire Line
+ 3950 2800 4500 2800
+Wire Wire Line
+ 4500 2800 4500 3600
+Wire Wire Line
+ 4500 3600 4800 3600
+Wire Wire Line
+ 3950 2900 4400 2900
+Wire Wire Line
+ 4400 2900 4400 3700
+Wire Wire Line
+ 4400 3700 4800 3700
+Wire Wire Line
+ 3950 3000 5900 3000
+Wire Wire Line
+ 5900 3000 5900 4200
+Wire Wire Line
+ 5900 4200 5800 4200
+Wire Wire Line
+ 6450 3900 5800 3900
+Wire Wire Line
+ 5800 3800 6450 3800
+Wire Wire Line
+ 6450 3700 5800 3700
+Wire Wire Line
+ 4000 4450 4000 3800
+Wire Wire Line
+ 4000 3800 4800 3800
+Wire Wire Line
+ 4800 3900 4100 3900
+Wire Wire Line
+ 4100 3900 4100 4550
+Wire Wire Line
+ 4100 4550 4000 4550
+Wire Wire Line
+ 4000 4650 4200 4650
+Wire Wire Line
+ 4200 4650 4200 4000
+Wire Wire Line
+ 4200 4000 4800 4000
+Wire Wire Line
+ 4800 4100 4450 4100
+Wire Wire Line
+ 4450 4100 4450 5800
+Wire Wire Line
+ 4450 5800 6200 5800
+Wire Wire Line
+ 5800 4100 5850 4100
+Wire Wire Line
+ 5850 4100 5850 5700
+Wire Wire Line
+ 5850 5700 6200 5700
+Wire Wire Line
+ 5800 4000 5950 4000
+Wire Wire Line
+ 5950 4000 5950 5900
+Wire Wire Line
+ 5950 5900 6200 5900
+$Comp
+L DC v7
+U 1 1 5CF25804
+P 9250 3250
+F 0 "v7" H 9050 3350 60 0000 C CNN
+F 1 "DC" H 9050 3200 60 0000 C CNN
+F 2 "R1" H 8950 3250 60 0000 C CNN
+F 3 "" H 9250 3250 60 0000 C CNN
+ 1 9250 3250
+ 0 -1 1 0
+$EndComp
+$Comp
+L DC v8
+U 1 1 5CF2580A
+P 9250 3800
+F 0 "v8" H 9050 3900 60 0000 C CNN
+F 1 "DC" H 9050 3750 60 0000 C CNN
+F 2 "R1" H 8950 3800 60 0000 C CNN
+F 3 "" H 9250 3800 60 0000 C CNN
+ 1 9250 3800
+ 0 -1 1 0
+$EndComp
+$Comp
+L DC v9
+U 1 1 5CF25810
+P 9250 4300
+F 0 "v9" H 9050 4400 60 0000 C CNN
+F 1 "DC" H 9050 4250 60 0000 C CNN
+F 2 "R1" H 8950 4300 60 0000 C CNN
+F 3 "" H 9250 4300 60 0000 C CNN
+ 1 9250 4300
+ 0 -1 1 0
+$EndComp
+Wire Wire Line
+ 7600 3250 8800 3250
+Wire Wire Line
+ 7600 3800 8800 3800
+Wire Wire Line
+ 7600 4300 8800 4300
+Wire Wire Line
+ 10150 4300 9700 4300
+Wire Wire Line
+ 9700 3250 10150 3250
+Wire Wire Line
+ 9700 3800 10500 3800
+Wire Wire Line
+ 7600 3250 7600 3700
+Wire Wire Line
+ 7600 4300 7600 3900
+Wire Wire Line
+ 10150 3250 10150 4300
+Connection ~ 10150 3800
+Wire Wire Line
+ 10500 3800 10500 4050
+NoConn ~ 5800 3600
+NoConn ~ 4800 4200
+$Comp
+L plot_v1 U16
+U 1 1 5CF25B68
+P 8450 3050
+F 0 "U16" H 8450 3550 60 0000 C CNN
+F 1 "plot_v1" H 8650 3400 60 0000 C CNN
+F 2 "" H 8450 3050 60 0000 C CNN
+F 3 "" H 8450 3050 60 0000 C CNN
+ 1 8450 3050
+ 1 0 0 -1
+$EndComp
+$Comp
+L plot_v1 U12
+U 1 1 5CF25BF8
+P 7750 3100
+F 0 "U12" H 7750 3600 60 0000 C CNN
+F 1 "plot_v1" H 7950 3450 60 0000 C CNN
+F 2 "" H 7750 3100 60 0000 C CNN
+F 3 "" H 7750 3100 60 0000 C CNN
+ 1 7750 3100
+ 1 0 0 -1
+$EndComp
+$Comp
+L plot_v1 U14
+U 1 1 5CF25C4E
+P 8050 4300
+F 0 "U14" H 8050 4800 60 0000 C CNN
+F 1 "plot_v1" H 8250 4650 60 0000 C CNN
+F 2 "" H 8050 4300 60 0000 C CNN
+F 3 "" H 8050 4300 60 0000 C CNN
+ 1 8050 4300
+ -1 0 0 1
+$EndComp
+$Comp
+L plot_v1 U2
+U 1 1 5CF25E02
+P 2450 5100
+F 0 "U2" H 2450 5600 60 0000 C CNN
+F 1 "plot_v1" H 2650 5450 60 0000 C CNN
+F 2 "" H 2450 5100 60 0000 C CNN
+F 3 "" H 2450 5100 60 0000 C CNN
+ 1 2450 5100
+ -1 0 0 1
+$EndComp
+$Comp
+L plot_v1 U5
+U 1 1 5CF25F10
+P 3000 5000
+F 0 "U5" H 3000 5500 60 0000 C CNN
+F 1 "plot_v1" H 3200 5350 60 0000 C CNN
+F 2 "" H 3000 5000 60 0000 C CNN
+F 3 "" H 3000 5000 60 0000 C CNN
+ 1 3000 5000
+ 0 1 1 0
+$EndComp
+$Comp
+L plot_v1 U4
+U 1 1 5CF25F95
+P 2950 3900
+F 0 "U4" H 2950 4400 60 0000 C CNN
+F 1 "plot_v1" H 3150 4250 60 0000 C CNN
+F 2 "" H 2950 3900 60 0000 C CNN
+F 3 "" H 2950 3900 60 0000 C CNN
+ 1 2950 3900
+ 0 1 1 0
+$EndComp
+$Comp
+L plot_v1 U3
+U 1 1 5CF25FFB
+P 2850 3250
+F 0 "U3" H 2850 3750 60 0000 C CNN
+F 1 "plot_v1" H 3050 3600 60 0000 C CNN
+F 2 "" H 2850 3250 60 0000 C CNN
+F 3 "" H 2850 3250 60 0000 C CNN
+ 1 2850 3250
+ 0 1 1 0
+$EndComp
+$Comp
+L plot_v1 U6
+U 1 1 5CF260BA
+P 3100 2400
+F 0 "U6" H 3100 2900 60 0000 C CNN
+F 1 "plot_v1" H 3300 2750 60 0000 C CNN
+F 2 "" H 3100 2400 60 0000 C CNN
+F 3 "" H 3100 2400 60 0000 C CNN
+ 1 3100 2400
+ 1 0 0 -1
+$EndComp
+$Comp
+L plot_v1 U1
+U 1 1 5CF26164
+P 2400 2300
+F 0 "U1" H 2400 2800 60 0000 C CNN
+F 1 "plot_v1" H 2600 2650 60 0000 C CNN
+F 2 "" H 2400 2300 60 0000 C CNN
+F 3 "" H 2400 2300 60 0000 C CNN
+ 1 2400 2300
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_GND #PWR01
+U 1 1 5CF261BC
+P 700 3900
+F 0 "#PWR01" H 700 3650 50 0001 C CNN
+F 1 "eSim_GND" H 700 3750 50 0000 C CNN
+F 2 "" H 700 3900 50 0001 C CNN
+F 3 "" H 700 3900 50 0001 C CNN
+ 1 700 3900
+ 1 0 0 -1
+$EndComp
+$Comp
+L PWR_FLAG #FLG02
+U 1 1 5CF262FB
+P 700 3700
+F 0 "#FLG02" H 700 3795 50 0001 C CNN
+F 1 "PWR_FLAG" H 700 3880 50 0000 C CNN
+F 2 "" H 700 3700 50 0000 C CNN
+F 3 "" H 700 3700 50 0000 C CNN
+ 1 700 3700
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 700 3700 700 3900
+Wire Wire Line
+ 700 3800 900 3800
+Connection ~ 900 3800
+Connection ~ 700 3800
+Wire Wire Line
+ 3100 2200 3100 2450
+Wire Wire Line
+ 3100 2450 2800 2450
+Connection ~ 2800 2450
+Wire Wire Line
+ 2400 2100 2400 2900
+Connection ~ 2400 2900
+Wire Wire Line
+ 3050 3250 2800 3250
+Connection ~ 2800 3250
+Wire Wire Line
+ 3150 3900 2850 3900
+Connection ~ 2850 4000
+Wire Wire Line
+ 3200 5000 2850 5000
+Connection ~ 2850 5000
+Wire Wire Line
+ 2450 5300 2450 4550
+Connection ~ 2450 4550
+Wire Wire Line
+ 7750 2900 7750 3250
+Connection ~ 7750 3250
+Wire Wire Line
+ 8450 2850 8450 3800
+Connection ~ 8450 3800
+Wire Wire Line
+ 8050 4500 8050 4300
+Connection ~ 8050 4300
+$Comp
+L eSim_GND #PWR03
+U 1 1 5CF26B7B
+P 10500 4050
+F 0 "#PWR03" H 10500 3800 50 0001 C CNN
+F 1 "eSim_GND" H 10500 3900 50 0000 C CNN
+F 2 "" H 10500 4050 50 0001 C CNN
+F 3 "" H 10500 4050 50 0001 C CNN
+ 1 10500 4050
+ 1 0 0 -1
+$EndComp
+$Comp
+L plot_v1 U13
+U 1 1 5CF26CF6
+P 7900 6100
+F 0 "U13" H 7900 6600 60 0000 C CNN
+F 1 "plot_v1" H 8100 6450 60 0000 C CNN
+F 2 "" H 7900 6100 60 0000 C CNN
+F 3 "" H 7900 6100 60 0000 C CNN
+ 1 7900 6100
+ 0 1 1 0
+$EndComp
+$Comp
+L plot_v1 U15
+U 1 1 5CF26DF2
+P 8250 5700
+F 0 "U15" H 8250 6200 60 0000 C CNN
+F 1 "plot_v1" H 8450 6050 60 0000 C CNN
+F 2 "" H 8250 5700 60 0000 C CNN
+F 3 "" H 8250 5700 60 0000 C CNN
+ 1 8250 5700
+ 0 1 1 0
+$EndComp
+$Comp
+L plot_v1 U11
+U 1 1 5CF26E57
+P 7600 5200
+F 0 "U11" H 7600 5700 60 0000 C CNN
+F 1 "plot_v1" H 7800 5550 60 0000 C CNN
+F 2 "" H 7600 5200 60 0000 C CNN
+F 3 "" H 7600 5200 60 0000 C CNN
+ 1 7600 5200
+ 0 1 1 0
+$EndComp
+Wire Wire Line
+ 7800 5200 7350 5200
+Wire Wire Line
+ 7350 5200 7350 5700
+Wire Wire Line
+ 7350 5800 7850 5800
+Wire Wire Line
+ 7850 5800 7850 5700
+Wire Wire Line
+ 7850 5700 8450 5700
+Wire Wire Line
+ 7350 5900 7650 5900
+Wire Wire Line
+ 7650 5900 7650 6100
+Wire Wire Line
+ 7450 6100 8100 6100
+Text GLabel 7200 5300 0 60 Input ~ 0
+q1
+Text GLabel 7700 5650 1 60 Input ~ 0
+q2
+Text GLabel 7450 6100 0 60 Input ~ 0
+q3
+Text GLabel 7900 4400 0 60 Input ~ 0
+c3
+Text GLabel 8300 3500 0 60 Input ~ 0
+b3
+Text GLabel 7600 3050 0 60 Input ~ 0
+a3
+Wire Wire Line
+ 7550 3050 7750 3050
+Connection ~ 7750 3050
+Wire Wire Line
+ 8300 3500 8450 3500
+Connection ~ 8450 3500
+Wire Wire Line
+ 7900 4400 8050 4400
+Connection ~ 8050 4400
+Wire Wire Line
+ 7200 5300 7350 5300
+Connection ~ 7350 5300
+Wire Wire Line
+ 7700 5650 7700 5800
+Connection ~ 7700 5800
+Connection ~ 7650 6100
+Text GLabel 2350 4750 0 60 Input ~ 0
+b2
+Text GLabel 3050 5150 3 60 Input ~ 0
+c2
+Text GLabel 3000 4000 3 60 Input ~ 0
+a2
+Text GLabel 2950 3400 3 60 Input ~ 0
+c1
+Text GLabel 2250 2650 0 60 Input ~ 0
+b1
+Text GLabel 3000 2300 0 60 Input ~ 0
+a1
+Wire Wire Line
+ 3000 2300 3100 2300
+Connection ~ 3100 2300
+Wire Wire Line
+ 2250 2650 2400 2650
+Connection ~ 2400 2650
+Wire Wire Line
+ 2950 3400 2950 3250
+Connection ~ 2950 3250
+Wire Wire Line
+ 3000 4000 3000 3900
+Connection ~ 3000 3900
+Wire Wire Line
+ 2350 4750 2450 4750
+Connection ~ 2450 4750
+Wire Wire Line
+ 3050 5150 3050 5000
+Connection ~ 3050 5000
+$EndSCHEMATC
diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/4023_test_Previous_Values.xml b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test_Previous_Values.xml new file mode 100644 index 00000000..63b00296 --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/4023_test_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time">0</field1><field2 name="Step Time">10</field2><field3 name="Stop Time">100</field3><field4 name="Start Combo">ms</field4><field5 name="Step Combo">ms</field5><field6 name="Stop Combo">ms</field6></tran></analysis><source><v1 name="Source type">dc<field1 name="Value">0</field1></v1><v2 name="Source type">dc<field1 name="Value">5</field1></v2><v3 name="Source type">dc<field1 name="Value">0</field1></v3><v4 name="Source type">dc<field1 name="Value">5</field1></v4><v5 name="Source type">dc<field1 name="Value">0</field1></v5><v6 name="Source type">dc<field1 name="Value">0</field1></v6><v7 name="Source type">dc<field1 name="Value">5</field1></v7><v8 name="Source type">dc<field1 name="Value">5</field1></v8><v9 name="Source type">dc<field1 name="Value">0</field1></v9></source><model><u8 name="type">adc_bridge<field1 name="Enter Fall Delay (default=1.0e-9)" /><field2 name="Enter value for in_high (default=2.0)" /><field3 name="Enter Rise Delay (default=1.0e-9)" /><field4 name="Enter value for in_low (default=1.0)" /></u8><u7 name="type">adc_bridge<field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter value for in_high (default=2.0)" /><field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter value for in_low (default=1.0)" /></u7><u10 name="type">adc_bridge<field9 name="Enter Fall Delay (default=1.0e-9)" /><field10 name="Enter value for in_high (default=2.0)" /><field11 name="Enter Rise Delay (default=1.0e-9)" /><field12 name="Enter value for in_low (default=1.0)" /></u10><u9 name="type">dac_bridge<field13 name="Enter value for input load (default=1.0e-12)" /><field14 name="Enter value for out_low (default=0.0)" /><field15 name="Enter value for out_high (default=5.0)" /><field16 name="Enter the Rise Time (default=1.0e-9)" /><field17 name="Enter the Fall Time (default=1.0e-9)" /><field18 name="Enter value for out_undef (default=0.5)" /></u9></model><devicemodel /><subcircuit><x1><field>C:\Users\malli\eSim\src\SubcircuitLibrary\4023</field></x1></subcircuit></KicadtoNgspice>
\ No newline at end of file diff --git a/Examples/Analysis_Of_Digital_IC/4023_test/analysis b/Examples/Analysis_Of_Digital_IC/4023_test/analysis new file mode 100644 index 00000000..660a46cc --- /dev/null +++ b/Examples/Analysis_Of_Digital_IC/4023_test/analysis @@ -0,0 +1 @@ +.tran 10e-03 100e-03 0e-03
\ No newline at end of file |